Preliminary



AMAZON

Multimedia Graphic Processor

Ver 2.2 July. 26, 2004

Advanced Digital Chips Inc.

2003.8.22 Deleted PPM Interrupt bit.

2003.12.16 changed pin mux register2[11:8] for GPIO[25:24] mode

2004.1.6 changed pin mux register1[11:10] for GPIO[27] mode

Amazon High Performance Multimedia Processor Data Book

© 2002 Advanced Digital Chips Inc.

All right reserved. No part of this document may be reproduced in any form without written permission from Advanced Digital Chips Inc.

Advanced Digital Chips Inc. reserves the right to change in its products or product specification to improve function or design at any time, without notice.

Office

4th Floor, Sam Kwang Bldg. 21-4, Samsung-Dong, Kangnam-Ku, Seoul, 135-090 Korea

Tel : +82-2-545-4898 Fax : +82-2-545-4897 URL : http://www.adc.co.kr

Ver 2.2, dated July. 26, 2004, printed [04-09-01

10:31 10:31] from Amazon_Pre_spec_010906.doc [2001-09-06

4:29] 83 pages, 12420 words, 52208

CONTENTS

1 D	ESCRIPTIONS AND FEATURES	6
1.1	GENERAL DESCRIPTION	6
1.2	FEATURES	6
2 Bl	LOCK DIAGRAM & PIN DESCRIPTION	8
2.1	BLOCK DIAGRAM	8
2.2	PACKAGE DIAGRAM	9
2.3	PACKAGE DIMENSION	10
2.4	PIN INFORMATION	11
2.5	PIN DESCRIPTION	16
3 R	EGISTER DESCRIPTIONS	20
3.1	SYSTEM / GENERAL REGISTER	21
3.1.1	System ID Register (SYSID)	21
3.1.2	Configuration Register (CFGR)	21
3.1.3	System Control Register (SYSCON)	22
3.1.4	Watch Dog Timer Control Register (WDCON)	22
3.1.5	Watch Dog Timer Count Register (WDCNT)	22
3.1.6	6 Pin Mux Control Register 1	
3.1.7	7 Pin Mux Control Register 2	24
3.2	MEMORY CONTROL REGISTERS	25
3.2.1	Local ROM & SDRAM Clock Control Register (MCON)	
3.2.2	2 Local DRAM Control Register (LDCON)	26
3.3	DMA	27
3.3.1	DMA0 Control Register (DMAC0)	27
3.3.2	2 DMA0 Source Address Register (DMASA0)	27
3.3.3	B DMA0 Destination Address Register (DMADA0)	27
3.3.4	4 DMA0 Transfer Count Register (DMATC0)	27
3.3.5	5 DMA1 Control Register (DMAC1)	28
3.3.6	5 DMA1 Source Address Register (DMASA1)	28
3.3.7	7 DMA1 Destination Address Register (DMADA1)	28
3.3.8	B DMA1 Transfer Count Register (DMATC1)	28
3.4	INTERRUPT CONTROLLER	29
3.4.1	Interrupt Mode Register (INTMOD)	29
3.4.2	2 Interrupt Vector Register (INTVEC)	
3.4.3	3 Interrupt Enable Register (INTEN)	31
3.4.4	4 Interrupt Status Register (INTST)	
3.5	UART	33
3.5.1	- · · · · · · · · · · · · · · · · · · ·	
3.5.2	2 UART Channel 0/1 Status Register (USTAT0 / USTAT1)	
3.5.3	3 UART Channel 0/1 Transmit Buffer Register (UTXB0 / UTXB1)	
3.5.4	4 UART Channel 0/1 Receive Buffer Register (URXB0 / URXB1)	
3.5.5	5 UART Channel 0/1 Baud Rate Devisor Register (UBDR0 / UBDR1)	
3.6	TIMER	36
3.6.1	Timer Control Register	36
3.6.2	2 Timer Count Register	36
3.7	PULSE WIDTH MODULATION	
3.7.1		
3.7.2	, 8 ()	
3.7.3	8 ()	
3.7.4	4 Pulse Count Register (PULCNT)	
3.8	SYNCHRONOUS SERIAL IO	
3.8.1	SIO Control Register (SIOCON)	38

Rendering bank1 address select register Flip command count register TMEM/FMEM Control Register(TFCTRL) FMEM Timing Control Register(FMEMTIM) TMEM Timing Control Register(TMEMTIM) 3208 SYSTEM CO-PROCESSOR General Descriptions. System Co-processor Register Descriptions. PHIC COMMAND PACKET FORMAT VETABLE SYNTHESIZER BESCRIPTION HANNEL PARAMETER REGISTER (WP0~31) Sample Address Control Loop Control Loop Control Envelope Control Mode Control Channel Volume Control	51 52 52 52 53 53 54 56 61 61 62 62 62 63
Rendering bank1 address select register Flip command count register TMEM/FMEM Control Register(TFCTRL) FMEM Timing Control Register(FMEMTIM) TMEM Timing Control Register(TMEMTIM) 3208 SYSTEM CO-PROCESSOR General Descriptions. System Co-processor Register Descriptions. PHIC COMMAND PACKET FORMAT VETABLE SYNTHESIZER. BESCRIPTION. BANNEL PARAMETER REGISTER (WP0~31) Sample Address Control Loop Control. Envelope Control. Envelope Control. Mode Control.	51 52 52 52 53 53 54 56 61 61 62 62 62
Rendering bank1 address select register Flip command count register TMEM/FMEM Control Register(TFCTRL) FMEM Timing Control Register(FMEMTIM) TMEM Timing Control Register(TMEMTIM) 3208 SYSTEM CO-PROCESSOR General Descriptions. System Co-processor Register Descriptions. PHIC COMMAND PACKET FORMAT VETABLE SYNTHESIZER. BESCRIPTION. BANNEL PARAMETER REGISTER (WP0~31) Sample Address Control Loop Control. Envelope Control. Envelope Control. Mode Control.	51 52 52 52 53 53 54 56 61 61 62 62 62
Rendering bank1 address select register Flip command count register TMEM/FMEM Control Register(TFCTRL) FMEM Timing Control Register(FMEMTIM) TMEM Timing Control Register(TMEMTIM) 3208 SYSTEM CO-PROCESSOR General Descriptions System Co-processor Register Descriptions PHIC COMMAND PACKET FORMAT VETABLE SYNTHESIZER ESCRIPTION BIANNEL PARAMETER REGISTER (WP0~31) Sample Address Control Loop Control	51 52 52 52 53 53 54 56 61 61 62
Rendering bank1 address select register Flip command count register TMEM/FMEM Control Register(TFCTRL) FMEM Timing Control Register(FMEMTIM) TMEM Timing Control Register(TMEMTIM) 3208 SYSTEM CO-PROCESSOR General Descriptions System Co-processor Register Descriptions PHIC COMMAND PACKET FORMAT VETABLE SYNTHESIZER ESCRIPTION BIANNEL PARAMETER REGISTER (WP0~31) Sample Address Control Loop Control	51 52 52 52 53 53 54 56 61 61 62
Rendering bank1 address select register Flip command count register TMEM/FMEM Control Register(TFCTRL) FMEM Timing Control Register(FMEMTIM) TMEM Timing Control Register(TMEMTIM) 3208 SYSTEM CO-PROCESSOR General Descriptions System Co-processor Register Descriptions PHIC COMMAND PACKET FORMAT PETABLE SYNTHESIZER ESCRIPTION HANNEL PARAMETER REGISTER (WP0~31) Sample Address Control	51 51 52 52 52 53 53 54 56 61 61
Rendering bank1 address select register Flip command count register TMEM/FMEM Control Register(TFCTRL) FMEM Timing Control Register(FMEMTIM) TMEM Timing Control Register(TMEMTIM) 3208 SYSTEM CO-PROCESSOR General Descriptions System Co-processor Register Descriptions PHIC COMMAND PACKET FORMAT ETABLE SYNTHESIZER ESCRIPTION HANNEL PARAMETER REGISTER (WP0~31)	51 52 52 53 53 53 54 56 61
Rendering bank1 address select register Flip command count register TMEM/FMEM Control Register(TFCTRL) FMEM Timing Control Register(FMEMTIM) TMEM Timing Control Register(TMEMTIM) 3208 SYSTEM CO-PROCESSOR General Descriptions System Co-processor Register Descriptions PHIC COMMAND PACKET FORMAT /ETABLE SYNTHESIZER.	51 52 52 52 53 53 54 56
Rendering bank1 address select register Flip command count register TMEM/FMEM Control Register(TFCTRL) FMEM Timing Control Register(FMEMTIM) TMEM Timing Control Register(TMEMTIM) 3208 SYSTEM CO-PROCESSOR. General Descriptions. System Co-processor Register Descriptions. PHIC COMMAND PACKET FORMAT.	51 52 52 52 53 53 54 56
Rendering bank1 address select register Flip command count register TMEM/FMEM Control Register(TFCTRL) FMEM Timing Control Register(FMEMTIM) TMEM Timing Control Register(TMEMTIM) 3208 SYSTEM CO-PROCESSOR General Descriptions System Co-processor Register Descriptions	51 51 52 52 53 53 53
Rendering bank1 address select register Flip command count register TMEM/FMEM Control Register(TFCTRL) FMEM Timing Control Register(FMEMTIM) TMEM Timing Control Register(TMEMTIM) 3208 SYSTEM CO-PROCESSOR General Descriptions	51 52 52 52 53 53
Rendering bank1 address select register Flip command count register TMEM/FMEM Control Register(TFCTRL) FMEM Timing Control Register(FMEMTIM) TMEM Timing Control Register(TMEMTIM) 3208 SYSTEM CO-PROCESSOR General Descriptions	51 52 52 53 53
Rendering bank1 address select register Flip command count register TMEM/FMEM Control Register(TFCTRL) FMEM Timing Control Register(FMEMTIM) TMEM Timing Control Register(TMEMTIM) 3208 SYSTEM CO-PROCESSOR	51 51 52 52 52
Rendering bank1 address select register Flip command count register TMEM/FMEM Control Register(TFCTRL) FMEM Timing Control Register(FMEMTIM) TMEM Timing Control Register(TMEMTIM)	
Rendering bank1 address select register	
Rendering bank1 address select register	51
Rendering bank1 address select registerFlip command count register	51
Rendering bank1 address select register	
Display bank register	51
Command queue rear pointer register	50
Command queue front pointer register	50
APHIC CONTROLLER	50
•	
•	
g , , , , ,	
ě	
SIO Data Register (SIODAI)	
	SIO Data Register (SIODAT) SIO Baud Rate Prescaler Register (SIOBDR) SIO Interval Count Register (SIOSTAT) O. PIO Mode Register (PIOMOD) PIO Latched Output Data Register (PIOLDAT) PIO External Data Register (PIOEDAT) PIO External Data Register (PIOEDAT) PIO External Data Register (PIOEDAT) RIPHERAL DEVICE CHIP SELECT PCS Control Register CRT CONTROLLER CRTC Status / Mode Register (CRTMOD) CRTC Timing Control Register (CRTIM) Horizontal Sync Width / Back Porch Register (HSWBP) Horizontal Display Total Register (HDISP) Horizontal Jisplay Fornt Porch Register (HSFP) Field Window Bound Register (FWINB) Vertical Sync Back Porch Register (VSBP) Vertical Display Total Register (VDISP) Horizontal Total Register (HTOT) Vertical Total Register (HTOT) CRT Display Start Address Register (STAD0) CRT Display Start Address Register (STAD1) Light Pen 0 X Register (LIGHTOX) Light Pen 0 Y Register (LIGHTOX) Light Pen I T Register (LIGHTIX) Light Pen I Pregister (LIGHTIX) Light Pen I Pregister (LIGHTIY) Light Pen Input Control Register (LIGHTIC) REQUENCY SYNTHESIZER PLL Control Register (PLPGM) RAPHIC CONTROLLER Command queue rear pointer register Command queue rear pointer register Rendering engine control register Display bank register

	1.1 TAP controller interface	
6.1	1.2 State machine	
6.2	BOUNDARY SCAN CELL	
6.3	Instruction Register	
6.4	Data Register	
	4.1 Bypass Register	
• • •	4.2 Boundary Scan Register	
6.5	JTAG	69
7.	ELECTRICAL CHARACTERISTICS	71
7.1	ABSOLUTE MAXIMUM RATING	71
7.2	DC CHARACTERISTICS	71
7.3	DC ELECTRICAL CHARACTERISTICS	72
7.4	A.C ELECTRICAL CHARACTERISTICS	73
FIG	URES	
FIGU	IRE 2.1-1 INTERNAL BLOCK DIAGRAM	8
FIGU	IRE 2.2-1 PIN DIAGRAM	9
FIGU	IRE 2.3-1 PACKAGE DIMENSION	10
FIGU	IRE 6.1-1 IN/OUT OF TAP CONTROLLER	64
FIGU	IRE 6.1-2 STATE DIAGRAM OF TAP CONTROLLER	65
FIGU	IRE 6.2-1 BOUNDARY SCAN CELL FOR OBSERVE/CONTROL	66
FIGU	IRE 7.4-1 EXTERNAL I/O, ROM READ TIMING WITH WAIT (IRDYX) (T _{ACC} = PROGRAMMABLE, T _{ACS} = 1)	74
FIGU	IRE 7.4-2 EXTERNAL I/O, ROM WRITE TIMING WITH WAIT (IRDYX): $(T_{ACC} = PROGRAMMABLE, T_{ACS} = 1)$	75
TAB	BLES	
TABI	LE 3-1. AMAZON MEMORY MAP	20
TABI	LE 3-2. AMAZON REGISTER OFFSET ADDRESS	20
TABI	LE 3-3 INTERRUPT VECTOR & PRIORITY	30
TABI	LE 3-4 PLL(AL2007LA) P,M,S TABLE	49
TABI	LE 6-1 POC CONFIGURATION FOR JTAG MODE	64
TABI	LE 6-2 PIN REPLACEMENT FOR JTAG MODE	64
TABI	LE 6-3 JTAG INSTRUCTION	66
TABI	LE 6-4 AMAZON BOUNDARY-SCAN REGISTER PIN MAP(SHEET 1 OF 2)	67
TABI	LE 6-5 AMAZON BOUNDARY-SCAN REGISTER PIN MAP(SHEET 2 OF 2)	68
TABI	LE 7-1. ABSOLUTE MAXIMUM RATING	71
TABI	LE 7-2. DC CHARACT ERISTICS	71
TABI	LE 7-3. DC ELECTRICAL CHARACTERISTICS	72
Тарі	LE 7.4 LOCAL RUS TIMING CHARACTERISTICS	73

1 DESCRIPTIONS AND FEATURES

1.1 General Description

ADC's *Amazon* 32bit SEISC microcontroller is designed to provide a cost-effective and high performance micro controller solution for Video/Graphic processor. The *Amazon* integrated microprocessor combines a 32bit SEISC(SE3208) processor core with several peripheral functions such as timer, serial interface and etc. To speed program execution, the on-chip cache SRAM provide one-cycle access to code and data. *Amazon* supports video format for NTSC/PAL display monitor, it can be in local mode only for internal video image and remote mode for external video signal overlay. *Amazon* have graphic engine that base on 3D architecture and wave table synthesizer for audio data processing.

SE3208 is the family in EISC series and is optimized for Embedded Application and the general purpose 32bit and high-performance microprocessor. For all of this, SEISC makes code-density higher as taking the excellence of CISC and emploies Simple Instruction Set to simplify hardware.

Amazon can provide the cost-effective and high performance system solution for video applications such as game machine, karaoke, etc.

1.2 Features

Built in 32bit CPU

- High Performance EISC Core SE3208
- 4Kbyte Unified Cache
- Max Speed 40Mhz

Video Processing

- Support NTSC / PAL(B,D,G,H,I,N,M, Comb-N) Display Monitor

-

Graphic Processing

- Maximum 1024 pixel / Horizontal line
- Support 16bit Color Mode, Internally 24bit Processing
- Enhanced Architecture based on 3D
- Rectangle Drawing
- Zoom In/Out, Rotation
- Supports Vertical Flip Display
- Direct X Compatible Alpha Blending Functions
- Maximum 8Mbyte SDRAM for Video Frame Memory
- Maximum 8Mbyte SDRAM for Video Texture Memory
- Support 16bit Frame & Texture Memory Bus
- Max. 80Mhz operation frequency
- Rendering Performance 690 objects/sec @80Mhz, 640x480 resolution, 256x256(16bit) texture

Audio Processing

- 32 Channel, 16bit Wavetable Synthesizer
- Supports Reverberation Effect
- Support 8/16bit PCM, 8bit u-law Wave Format

Memory management

- RAM : SRAM, Sync DRAM support for Main Memory
- ROM: 8bit, 16 bit support for System Program
- External Chip Selectors with flexible data bus & Wait

Peripheral functions

- 2 channel DMA
- 27 Ch. Priority Interrupt controller
- 4 Ch. 16 bit Counter for timer
- 1 Ch. Synchronous Serial IO
- 2 Ch. UART with 16 * 8 bit FIFO
- 32 PIO (Peripheral Input Output)
- 1 Ch. PWM
- 2Ch. Light Pen

High speed download support that use JTAG

Integration

- Embedded Triple DAC
- Embedded PLL

Process

- 0.35um CMOS VLSI
- 3.3 Volt Operation
- 208 Pin LQFP Package

2 BLOCK DIAGRAM & PIN DESCRIPTION

2.1 Block Diagram




Figure 2.1-1 Internal Block Diagram

2.2 Package Diagram




Figure 2.2-1 Pin Diagram

2.3 Package Dimension




Figure 2.3-1 Package Dimension

2.4 Pin Information

	Bottom	RIGHT			TOP	LEFT		
No	Pin Name	No	Pin Name	No	Pin Name	No	Pin Name	
1(l)	RESETX(t,s)	53(O)	EXCSX/HALTX (j)	105(O)	TX0/PCS1X(j)	157(O)	FA11	
	PLLFILTER	54(B)	SWEX/INTX (t,j)	-	RX0/PCS2X(t,j)		FBA1	
_ ` _	AGND(VSSA,VBBA)	55(B)	IRQ0X/INTAX/PCS5X (t,s,u,j)		TX1/SIOTXD(j)		FA9	
4	AVDD(VDDD, VDDA)	56(B)	IRQ1X/GUN1/PIO24 (t,s,u,j)	108(I)	RX1/SIORXD(t,j)	160(O)	FA10	
	GND(VSSD)	57(B)	IRQ2X/GUN2/PIO25 (t,s,u,j)	109(B)	TX1EN/PCS6X/SRDY(t,j)		FA8	
6(I)	XIN	58(O)	ROMCSX /AC_OUT (j)	110(B)	UCLK/PCS7X(t,j)	162(O)	FA0	
7(0)	XOUT	59(O)	RDX / DC_OUT (j)		PWM/PIO26/SCK(t,j)	163(O)	FA7	
8(I)	TEST(t)	60(O)	WRX / cmpout (j)		GND(VSSO)	164(O)	FA1	
	BEOX(A0) (j)	_ ` _	IRDYX(t,j)		IREF		FA6	
	BE1X (j)	``	D0(t,i)	114(I)	VBIAS		FA2	
	BE2X(A1) (j)		D1(t,j)		COMP		FA5	
	BE3X/PCS0X (j)	` '	D2(t,j)	116(O)		, ,	FA3	
	GND		GND	_ ` _	AVDD(VDDA)		FA4	
	VDDO		VDDI		AGND(VSSA)		GND(VSSO)	
	RA0(A2)		D3(t,j)	119(O)			GND(VSSO)	
	RA1(A3) (j)		D4(t,j)		AGND(VBBA)	172(B)	TD0/dactdr0	
	RA2(A4) (j)	69(B)	D5(t,j)		AGND(VSSA)	173(B)	TD15/dactdg7	
	RA3(A5) (j)		D6(t,j)	122(0)			TD1/dactdr1	
19(O)	RA4(A6) (j)	_ ` _	D7(t,j)		AVDD(VDDA)	175(B)	TD14/dactdg6	
20(O)	RA5(A7) (j)	72(B)	D8(t,j)	124	VDD(VDDD)	176(B)	TD2/dactdr2	
21(0)	RA6(A8) (j)	73(B)	D9(t,j)	125	GND(VSSD)	177(B)	TD13/dactdg5	
22(0)	RA7(A9) (j)	74(B)	D10(t,j)	126(O)	DCLK	178(B)	TD3/dactdr3	
23(O)	RA8(A10) (j)	75(B)	D11(t,j)	127(0)	VSYNC	179(B)	TD12/dactdg4	
24(O)	RA9(A11) (j)	76(B)	D12(t,j)	128(O)	CSYNC/DISPEN	180(B)	TD4/dactdr4	
25(O)	RA10(A12) (j)	77(B)	D13(t,j)	129(O)	HSYNC	181(B)	TD11/dactdg3	
26	GND	78	GND	130	GND	182	GND	
27	VDDP	79	VDDI	131	VDDP	183	VDDO	
	RA11(A13) (j)	80(B)	D14(t,j)		CBCLK	184(B)	TD5/dactdr5	
	RA12(A14) (j)		D15(t,j)	133(I)	VCLK (t)		TD10/dactdg2	
	BA0(A15) (j)		D16 /PIO0/pixel0(t,j)	134(B)	FD0/dactdb0		TD6/dactdr6	
	BA1(A16) (j)		D17 /PIO1/pixel1(t,j)	135(B)	FD15		TD9/dactdg1	
	A17/PIO16/cta0 (t,j)		D18 /PIO2/pixel2(t,j)	136(B)	FD1/dactdb1	188(B)	TD7/dactdr7	
	A18/PIO17/cta1 (t,j)	85(B)	D19 /PIO3/pixel3(t,j)	137(B)	FD14		TD8/dactdg0	
	A19/PIO18/cta2 (t,j)	86(B)	D20 /PIO4/pixel4(t,j)	138(B)	FD2/dactdb2		TWEX	
	A20/PIO19/cta3 (t,j)	87(B)	D21 /PIO5/pixel5(t,j)	139(B)	FD13		TCASX	
	A21/PIO20/cta4 (t,j)		D22 /PIO6/pixel6(t,j)	140(B)	FD3/dactdb3		TRASX	
	A22/PIO21/cta5 (t,j)	` '	D23 /PIO7/pixel7(t,j)	141(B)	FD12		TBA0	
	A23/PIO22/cta6 (t,j)		D24 /PIO8/pixel8(t,j)		FD4/dactdb4		TA11	
	A24/PIO23/cta7 (t,j)	91(B)	D25 /PIO9/pixel9(t,j)	143(B)	FD11		TBA1	
	GND		GND		GND		GND	
	VDDO		VDDO		VDDO		VDDI	
	A25/cta8 (t,j)		D26 /PIO10/pixel10(t,j)		FD5/dactdb5	198(O)		
	LSDRCLK (j)		D27 /PIO11/pixel11(t,j)	` '	FD10		TA10	
44(B)	A26/cta9 (t,j) = ctwrx		D28 /PIO12/pixel12(t,j)	148(B)	FD6/dactdb6	` '	TA8	
	(10		D29 /PIO13/pixel13(t,j)	149(B)	FD9/dactclk	201(B)	TA0/Cfg0	
	A28/DQM0(SBE0X)/CAS0X(j		Dog (DIO44/ : :::::::::::::::::::::::::::::::::	450(5)	FD7/1 / 11 7	000(0)		
46(O)		98(B)	D30 /PIO14/pixel14(t,j)	150(B)	FD7/dactdb7	202(O)	TA7	
47(0)	A29/DQM1(SBE1X)/CAS1X(j	00(D)	DO4 /DIO45/=i145/(; i)	454(D)	FD0/d=-4d	000(D)	TA4/05-4	
47(O))	99(B)	D31 /PIO15/pixel15(t,j)	151(B)	FD8/dactpd	203(B)	TA1/Cfg1	
	A30/DQM2(SBE2X)/CAS2X(j	(5)	DREQ0X/PIO28/PCS3X/TRST(t	. = = (0)				
48(O))	100(B)	,s)	152(O)	VSDRCLK	204(B)	TA6/Cfg6	
10/2:	A31/DQM3(SBE3X)/CAS3X(j	101(5)	DA OKOV /DIOOO /DOO W/TS:	450/01	FIME	005(5)		
49(O))	101(B)	DACK0X/PIO29/PCS4X/TCK(t)	153(O)	FWEX	205(B)	TA2/Cfg2	
			DREQ1X/PIO30/SBCK/TMS(t,s		== 1.07			
	SRASX(MWE0X)/HOLDX (t,j))		FCASX		TA5/Cfg5	
51(O)	SCASX/HLDAX (j)	103(B)	DACK1X/PIO31/SDAT/TDI(t)	155(O)	FRASX	207(B)	TA3/Cfg3	
52(O)	MCS0X(RASX) (j)	104(B)	DTC/IRQ3X/SLRCK/TDO(t,s)	156(O)	FBA0	208(B)	TA4/Cfg4	
	, , ,				DC OUT monitor) ROMO			

Nand Tree Test: IRDYX (start point) -->IRQ2X(end point) -->RDX (DC_OUT monitor), ROMCSX(AC_OUT monitor)

(s) Schmitt PAD (u) Pull-up PAD

(J) JTAG pin .

I: Input pin O: Output pin B: Bi-directional pin P: VDD pin G: VSS pin

P: VDD pin G: VSS pin TTLS : TTL type Schmitt

	Drain type	1/0	I e o	0	D 11 /1	110:11
Pkg pin No.	PIN Name	I/O	Entity name	Output drive current	Pull up/down	I/O interface
1	RESETX	ı	PTIS	-	Null	TTLS
2	PLLFILTER	0	POAR50_BB		Null	Analog
3	GND	G	VSSA,VBB A	-	-	-
4	VDD	Р	VDDD,VDDA	_	-	_
5	GND	G	VSSD	_	1_	_
6	XIN	ī	PSOSCM2	_	Null	Oscillator Pad
7	XOUT	0	PSOSCM2		Null	Oscillator Pad
8	TEST	ī	PTIC		Null	TTL
9						
	A1_0[0] / BE[0]	0	POB4	4mA	Null	т.
10	BEX1 / BE[1]	0	POB4	4mA	Null	т.
11	A1_0[1]/ BE[2]	0	POB4	4mA	Null	₩.
12	PCS0X / BE[3]	0	POB4	4mA	Null	π∟
13	GND	G	VSSO			
14	VDD	Р	VDD3O			
15	RA12_0[0]	0	POB4	4mA	Null	TL
16	RA12_0[1]	0	POB4	4mA	Null	TL
17	RA12_0[2]	0	POB4	4mA	Null	TL
18	RA12_0[3]	0	POB4	4mA	Null	ΠL
19	RA12_0[4]	0	POB4	4mA	Null	ΠL
20	RA12_0[5]	0	POB4	4mA	Null	ΠL
21	RA12_0[6]	0	POB4	4mA	Null	ΠL
22	RA12_0[7]	0	POB4	4mA	Null	ΠL
23	RA12_0[8]	0	POB4	4mA	Null	TTL
24	RA12_0[9]	0	POB4	4mA	Null	ΠL
25	RA12_0[10]	0	POB4	4mA	Null	ΠL
26	GND	G	VSSP	=	-	-
27	VDD	Р	VDD3P	-	-	-
28	RA12_0[11]	0	POB4	4mA	Null	ΠL
29	RA12_0[12]	0	POB4	4mA	Null	ΠL
30	BA1_0[0]	0	POB4	4mA	Null	ΠL
31	BA1_0[1]	0	POB4	4mA	Null	ΠL
32	PIO16 / A17	В	PTBCT4	4mA	Null	ΠL
33	PIO17 / A18	В	PTBCT4	4mA	Null	ΠL
34	PIO18 / A19	В	PTBCT4	4mA	Null	ΠL
35	PIO19 / A20	В	PTBCT4	4mA	Null	ΠL
36	PIO20 / A21	В	PTBCT4	4mA	Null	ΠL
37	PIO21 / A22	В	PTBCT4	4mA	Null	ΠL
38	PIO22 / A23	В	PTBCT4	4mA	Null	ΠL
39	PIO23 / A24	В	PTBCT4	4mA	Null	ΠL
40	GND	G	VSSO	-	-	-
41	VDD	P	VDD3O	-	-	-
42	A25	В	PTBCT4	4mA	Null	ΠL
43	LSDRCLK	0	POB4	4mA	Null	πL
44	A26	В	PTBCT4	4mA	Null	πL
45	A27 / PIO27/NMI#	В	PTBCT4	4mA	Null	πL
46	A28/DQM0(SBE0#)/CAS0#	0	POB4	4mA	Null	πL
47	A29/DQM1(SBE1#)/CAS1#	0	POB4	4mA	Null	πL
48	A30/DQM2(SBE2#)/CAS2#	0	POB4	4mA	Null	πL
49	A31/DQM3(SBE3#)/CAS3#	0	POB4	4mA	Null	πL
50	SRAS# / MWE# (HOLD#)	В	PTBCT4	4mA	Null	πL
JU	· · · · · · · · · · · · · · · · · · ·	О	POB4			πL
5 1	SCAS# (HLDA#)	0	POB4 POB4	4mA	Null	TTL
	MCS# / DAS#		FUD4	4mA	Null	L
52	MCS# / RAS#	_	DOD4	4mA	Nicill	TT1
52 53	EXCS# (HALT#)	0	POB4	4mA	Null	TTL
51 52 53 54 55		_	POB4 PTBCT4 PTBSUT4	4mA 4mA 4mA	Null Null Null	TTL TTLS,Up

57	IRQ2# / GUN2 / PIO25	В	PTBSUT4	4mA	Null	TTLS,UP
58	ROMCS#	0	POB4	4mA	Null	TTL
59	RD#	0	POB4	4mA	Null	πL
60	WR#	0	POB4	4mA	Null	ΠL
61	IRDY#	I	PITC	-	Null	ΠL
62	D[0]	В	PTBCT4	4mA	Null	ΠL
63	D[1]	В	PTBCT4	4mA	Null	ΠL
64	D[2]	В	PTBCT4	4mA	Null	ΠL
65	GND	G	VSSI	-	-	-
66	VDD	Р	VDDI	-	-	-
67	D[3]	В	PTBCT4	4mA	Null	ΠL
68	D[4]	В	PTBCT4	4mA	Null	ΠL
69	D[5]	В	PTBCT4	4mA	Null	ΠL
70	D[6]	В	PTBCT4	4mA	Null	π∟
71	D[7]	В	PTBCT4	4mA	Null	π∟
72	D[8]	В	PTBCT4	4mA	Null	π∟
73	D[9]	В	PTBCT4	4mA	Null	π∟
74	D[10]	В	PTBCT4	4mA	Null	ΠL
75	D[11]	В	PTBCT4	4mA	Null	ΠL
76	D[12]	В	PTBCT4	4mA	Null	ΠL
77	D[13]	В	PTBCT4	4mA	Null	ΠL
78	GND	G	VSSI	-	-	-
79	VDD	Р	VDD3I	-	-	-
80	D[14]	В	PTBCT4	4mA	Null	ΠL
81	D[15]	В	PTBCT4	4mA	Null	ΠL
82	D[16] / PIO0	В	PTBCT4	4mA	Null	ΠL
83	D[17] / PIO1	В	PTBCT4	4mA	Null	π∟
84	D[18]/PIO2	В	PTBCT4	4mA	Null	ΠL
85	D[19]/PIO3	В	PTBCT4	-	-	-
86	D[20]/PIO4	В	PTBCT4	4mA	Null	π∟
87	D[21]/PIO5	В	PTBCT4	-	-	-
88	D[22]/PIO6	В	PTBCT4	4mA	Null	π.
89	D[23]/PIO7	В	PTBCT4	4mA	Null	TTL
90	D[24]/PIO8	В	PTBCT4	4mA	Null	π.
91	D[25]/PIO9	В	PTBCT4	<u> </u>	Null -	- TTL
92	GND	G P	VSSO	-	-	-
93 94	VDD	В	VDD3O	- 4mA	Null	- TTI
95	D[26]/PIO10	В	PTBCT4 PTBCT4	4mA	Null	π. π.
96	D[27]/PIO11 D[28]/PIO12	В	PTBCT4	4mA	Null	TTL
97	D[29]/PIO13	В	PTBCT4	4mA	Null	TTL
98	D[30]/PIO14	В	PTBCT4	4mA	Null	TTL
99	D[31]/PIO15	В	PTBCT4	4mA	Null	πL
100	DREQ0# / PIO28 / PCS3#/TRST	В	PTBST4	4mA	Null	TTLS
101	DACK0# / PIO29 / PCS4# / TCK	В	PTBCT4	4mA	Null	ΠL
102	DREQ1# / PIO30 / SBCK / TMS	В	PTBST4	4mA	Null	TTLS
103	DACK1# / PIO31 / SDAT / TDI	В	PTBCT4	4mA	Null	ΠL
104	DTC / IRQ3 / SLRCK /TDO	В	PTBST4	4mA	Null	TTLS
105	TX0 / PCS1#	0	POB4	4mA	Null	ΠL
106	RX0 / PCS2#	В	PTBCT4	4mA -	Null	ΠL
107	TX1 / SIOTXD	0	POB4	4mA	Null	ΠL
108	RX1 / SIORXD	I	PTIC	-	Null	ΠL
109	TX1EN# / PCS6# / SRDY	В	PTBCT4	4mA	Null	ΠL
110	UCLK / PCS7#	В	PTBCT4	4mA	Null	ΠL
111	PWM / PIO26/SCK	В	PTBCT4	4mA	Null	ΠL
112	GND	G	VSSO	-	-	-
113	IREF	I	PIA_BB	-	-	Analog
114	VBIAS	I	PIA_BB	-	-	Analog

·	Lance	_				
115	COMP	0	POA_BB	-	-	Analog
116	В	0	POA_BB	-	-	Analog
117	VDD	Р	VDDA	-	-	Analog Power
118	GND	G	VSSA	-	-	Analog GND
119	G	0	POA_BB	-	-	Analog
120	GND	G	VBBA	-	-	Analog GND
121	GND	G	VSSA	-	-	Analog GND
122	R	0	POA_BB	-	-	Analog
123	VDD	Р	VDDA	-	-	Analog Power
124	VDD	Р	VDDD	-	-	Digital Power
125	GND	G	VSSD	-	-	Digital GND
126	DCLK	В	POB4	4mA	Null	\sqcap
127	VSYNC	0	POB4	4mA	Null	ΠL
128	CSYNC/DISPEN	0	POB4	4mA	Null	π∟
129	HSYNC	0	POB4	4mA	Null	ΠL
130	GND	G	VSSP	-	-	-
131	VDD	Р	VDD3P	-	-	-
132	CBCLK	0	POB4	4mA	Null	ΠL
133	VCLK	I	PTIC	-	Null	ΠL
134	FD[0]	В	PBCT4	4mA	Null	ΠL
135	FD[15]	В	PBCT4	4mA	Null	ΠL
136	FD[1]	В	PBCT4	4mA	Null	TTL
137	FD[14]	В	PBCT4	4mA	Null	TTL
138	FD[2]	В	PBCT4	4mA	Null	TTL
139	FD[13]	В	PBCT4	4mA	Null	TTL
140	FD[3]	В	PBCT4	4mA	Null	TTL
141	FD[12]	В	PBCT4	4mA	Null;	TTL
142	FD[4]	В	PBCT4	4mA	Null	TTL
143	FD[11]	В	PBCT4	4mA	Null	TTL
144	GND	G	VSSO	-	-	-
145	VDD	P	VDD3O	<u> </u>	_	-
146	FD[5]	В	PBCT4	4mA	Null	πL
147	FD[10]	В	PBCT4	4mA	Null	πL
	FD[10]	В	PBCT4	4mA	Null	TIL
148 149	FD[9]	В	PBCT4	4mA	Null	TIL
		В				
150	FD[7]		PBCT4	4mA	Null	TTL
151	FD[8]	В	PBCT4	4mA	Null	TL
152	VSDRCLK	0	POB4	4mA	Null	TTL
153	FWEX		POB4	4mA	Null	TTL
154	FCASX	0	POB4	4mA	Null	TTL
155	FRASX	0	POB4	4mA	Null	TTL
156	FBA[0]	0	POB4	4mA	Null	₩
157	FA[11]	0	POB4	4mA	Null	TTL
158	FBA[1]	0	POB4	4mA	Null	TTL
159	FA[9]	0	POB4	4mA	Null	TL
160	FA[10]	0	POB4	4mA	Null	TL
161	FA[8]	0	POB4	4mA	Null	πL —
162	FA[0]	0	POB4	4mA	Null	ΠL
163	FA[7]	0	POB4	4mA	Null	πL —
164	FA[1]	0	POB4	4mA	Null	ΠL
165	FA[6]	0	POB4	4mA	Null	ΠL
166	FA[2]	0	POB4	4mA	Null	ΠL
167	FA[5]	0	POB4	4mA	Null	∏L
168	FA[3]	0	POB4	4mA	Null	℡
169	FA[4]	0	POB4	4mA	Null	℡
170	GND	G	VSSO	-	-	-
171	GND	G	VSSO	-	-	-
172	TD[0]	В	PBCT4	4mA	Null	ΠL
173	TD[15]	В	PBCT4	4mA	Null	ΠL

174	TD[1]	В	PBCT4	4mA	Null	П∟
175	TD[14]	В	PBCT4	4mA	Null	ΠL
176	TD[2]	В	PBCT4	4mA	-	-
177	TD[13]	В	PBCT4	4mA	Null	ΠL
178	TD[3]	В	PBCT4	4mA	Null	ΠL
179	TD[12]	В	PBCT4	4mA	Null	ΠL
180	TD[4]	В	PBCT4	4mA	Null	ΠL
181	TD[11]	В	PBCT4	4mA	Null	ΠL
182	GND	G	VSSO	-	-	-
183	VDD	Р	VDD3O	-	-	-
184	TD[5]	В	PBCT4	4mA	Null	ΠL
185	TD[10]	В	PBCT4	4mA	Null	ΠL
186	TD[6]	В	PBCT4	4mA	Null	ΠL
187	TD[9]	В	PBCT4	4mA	Null	ΠL
188	TD[7]	В	PBCT4	4mA	Null	ΠL
189	TD[8]	В	PBCT4	4mA	Null	ΠL
190	TWEX	0	POB4	4mA	Null	ΠL
191	TCASX	0	POB4	4mA	Null	ΠL
192	TRASX	0	POB4	4mA	Null	ΠL
193	TBA[0]	0	POB4	4mA	Null	ΠL
194	TA[11]	0	POB4	4mA	Null	ΠL
195	TBA[1]	0	POB4	4mA	Null	ΠL
196	GND	G	VSSI	-	-	-
197	VDD	Р	VDD3I	-	-	-
198	TA[9]	0	POB4	4mA	Null	ΠL
199	TA[10]	0	POB4	4mA	Null	ΠL
200	TA[8]	0	POB4	4mA	Null	ΠL
201	TA[0]/Cfg0	В	PBCT4	4mA	Null	ΠL
202	TA[7]	0	POB4	4mA	Null	Π L
203	TA[1]/Cfg1	В	PBCT4	4mA	Null	π∟
204	TA[6]/Cfg6	В	PBCT4	4mA	Null	ΠL
205	TA[2]/Cfg2	В	PBCT4	4mA	Null	Π L
206	TA[5]/Cfg5	В	PBCT4	4mA	Null	Π L
207	TA[3]/Cfg3	В	PBCT4	4mA	Null	π∟
208	TA[4]/Cfg4	В	PBCT4	4mA	Null	ΠL

2.5 Pin Description

Pin name	1/0	Pin No.	Description
RESET#	1	1	System reset. Low active signal.
PLLFILTER	0	2	Internal PLL filter output
XIN	I	6	Internal/External Clock Source . Internal PLL 14.318MHz External Clock CPU Clock 2 frequency .
XOUT	0	7	OSC Cell Output. XIN OSC PAD feedback output .
TEST	I	8	Ground Test Mode enable/disable . signal chip test Normal ground tie Normal mode . Test Mode TEST PIN High Configuration Pin Pullup/Pulldown
BE0# (A0)	0	9	CPU byte enable bit 0. Local boot ROM data bus width가 8bit system address bit 0 .
BE1#	0	10	CPU byte enable bit 1.
BE2# (A1)	0	11	CPU byte enable bit 2. Local memory data bus width가 16bit 8bit system address bit 1 .
BE3# / PCS0#	0	12	CPU byte enable bit 3 Peripheral chip sleet 0 , Pin mux control register bit 3 가 .
A[16:2] (BA[1:0], RA[12:0])	0	31~28, 25~15	Local address bit [16:2] SDRAM bank address bit [1:0] DRAM address bit [12:0] .
A[24:17] / PIO[23:16]	В	39~32	Local address bit [24:17] Peripheral IO port Pin mux control register bit
A[26:25]	0	44, 42	Local address bit [26:25]
A[27] / PIO[27]/ NMI#	В	45	Local address bit [27] Peripheral IO port bit 27 . CPU Non-maskable Interrupt . Pin mux control register bit .
D[15:0]	В	81~80, 77~67, 64~62	Local data bus lower 16 bit
D[31:16] / PIO[15:0]	В	99~94, 91~82	Local data bus upper 16 bit Peripheral IO port . device IO port bit local memory data bus width data conflict 32bit bus . Local memory bus width가 power on configuration 16bit PIO[15:0] 가 .
EXCS#	0	53	expansion memory chip select signal . Address 0x0500_0000 0x0FFF_FFFF active .
MCS# (RAS#)/	0	52	Local memory가 SDRAM/SRAM mode memory chip select Local memory가 edo-DRAM mode row address strobe signal .
SBE[3:0]# (DQM[3:0]#) (CAS[3:0]#)	0	49~46	Local memory가 SRAM mode SRAM data byte enable . SDRAM mode DQM , edo-DRAM mode column address strobe .
SRAS# (MWE#)	0	50	Local memory 7 SDRAM mode row address strobe Edo-DRAM mode memory write enable .

SCAS#	0	51	Local memory SDRAM column address strobe
SWE#	0	54	Local memory SDRAM memory write enable
LSDRCLK	0	43	Local memory SDRAM clock.
ROMCS#	0	58	Local boot ROM chip select.
IRQ0# / PCS5#	В	55	External interrupt request device . Peripheral chip select 5 , Pin mux control register bit 3 기 .
IRQ1# / GUN1/ PIO[24]	В	56	External interrupt request device . Light Pen 1 strobe input signal. Peripheral IO port bit 24 .
IRQ2# / GUN2/ PIO[25]	В	57	External interrupt request device . Light Pen 2 strobe input signal. Peripheral IO port bit 25 .
RD#	0	59	CPU read command signal.
WR#	0	60	CPU write command signal.
IRDY#	I	61	CPU ready signal RD#, WR# command CPU . command 가 active CPU wait
DREQ0# / PIO[28] / PCS3#/ TRST	В	100	DMA channel 0 request . Amazon DMA request . DMA channel 1 Request . Peripheral IO port bit 28 . Peripheral chip select . Pin mux control register JTAG Mode JTAG high speed download TRST . pin mux control register 가
DACK0# / PIO[29] / PCS4#/ TCK	В	101	DMA channel 0 acknowledge Peripheral IO port bit 29 Peripheral chip select . Pin mux control register JTAG Mode JTAG high speed download TCK . pin mux control register 가
DREQ1# / PIO[30] / SBCK/ TMS	В	102	DMA channel 1 request Peripheral IO port bit 30 Serial DAC interface signal for sound. Pin mux control register JTAG Mode JTAG high speed download TMS pin mux control register 7
DACK1# / PIO[31] / SDAT/ TDI	В	103	DMA channel 1 acknowledge Peripheral IO port bit 31 Serial DAC interface signal for sound. Pin mux control register JTAG Mode JTAG high speed download TDI pin mux control register 가
DTC / IRQ[3] / SLRCK/ TDO	В	104	DMA terminal count signal , DMA data active .Pin mux control register bit External interrupt request , device . Serial DAC interface signal for sound. JTAG Mode JTAG high speed download TDO . pin mux control register 7 .
TX0 / PCS1#	0	105	UART channel 0 transmit data Peripheral chip select . Pin mux control register .
RX0 / PCS2#	В	106	UART channel 0 receive data Peripheral chip select Pin mux control register .
TX1 / SIOTXD	0	107	UART channel 1 transmit data Synchrous IO Transmit Data Pin mux control register
			·

RX1 /		108	UART channel 1 receive data Synchronous IO Receive Data
SIORXD	l	108	Pin mux control register .
TX1EN#/	В	109	UART channel 1 transmit data enable. Data active .
PCS6# /			External interrupt request , device
SRDY			. Pin mux control register .
UCLK /	В	110	The external UART clock input.
PCS[7]#			
			Peripheral chip select . Pin mux control register .
PWM /	В	111	Pulse width modulation output .
PIO[26]/			Peripheral IO port bit 26 . Synchrous IO Clock signal
SIOCK			.Pin mux control register .
FD[15:0]	В	135,137,	Video/Graphic frame memory data bus.
		139, 141,	
		143,147,	
		149,151,	
		150,148,	
		146,142, 140,138,	
		136,134	
FBA[1:0]	0	158,156	Frame memory SDRAM bank address.
FA[11:0]	0	157,160,	,
FA[11:0]		157,160,	Frame memory SDRAM address bus.
		163,165,	
		167,169,	
		168,166,	
		164,162	
FRAS#	0	155	Frame memory SDRAM row address strobe signal.
FCAS#	0	154	Frame memory SDRAM column address strobe signal.
FWE#	0	153	Frame memory SDRAM write enable signal.
TD[15:0]	В	173,175,	Video/Graphic texture memory data bus.
		177,179,	
		181,185,	
		187,189,	
		188,186,	
		184,180,	
		178,176, 174,172	
TBA[1:0]	0	195,193	Texture memory SDRAM bank address.
TA[11:7]	0	194,199,	Texture memory SDRAM address bit[11:7].
17[11.7]	~	194,199,	Texture memory Optically address bill 11.7].
		202	
TA[6:0]	В	204,	Texture memory SDRAM address bit[6:0].
(CFG[6:0])	1 - 1	206,208,	power on pull-up, pull-down
		207,205,	resister setting . Power on reset signal disable
		203,201	configuration configuration register
			Texture memory SDRAM address bus.
TRAS#	0	192	Texture memory SDRAM row address strobe signal.
TCAS#	0	191	Texture memory SDRAM column address strobe signal
TWE#	0	190	Texture memory SDRAM write enable signal.
VSDRCLK	0	152	Frame / Texture memory SDRAM clock.
DCLK	0	126	Video Output Dot Clock.
VSYNC	0	127	Vertical Sync output
VOTINO)	141	vertical Sync Output

CSYNC/	0	128	Composite Sync/ dispen signal
DISPEN			video data display .
			TFT LCD LCD Controller Data Enable signal
			dispendispen Display pixel 2pixel
			active high .
HSYNC	0	129	Horizontal Sync
			Video data . 가
			line display .
CBCLK	0	132	Color Burst Clock. Video data color . Color 가
			Overlay .
VCLK	I	133	Video Clock Video Data display clock .
R	0	122	DAC Analog Red Data
G	0	119	DAC Analog Green Data
В	0	116	DAC Analog Blue Data
IREF	1	113	DAC Reference Voltage.
VBIAS	I	114	DAC Bias Voltage
COMP	1	115	DAC Compare Output
AVDD	Р	4,117	Analog Power
		123	
AGND	G	3,118	Analog Ground
		120,121	
VDD	Р		Power
GND	G		Ground
J. 12			

3 REGISTER DESCRIPTIONS

Amazon CPU SE3208 32bit Address 7 4Gbyte Address Direct Access Amazon .

Address Range	Description	Remark
0000 0000h ~ 00FF FFFFh	Local ROM	ROMCS#
0100 0000h ~ 01FF FFFFh	Peripheral Device & Registers	
0100 0000h ~ 010F FFFFh	Peripheral Device 0	PCS0#
0110 0000h ~ 011F FFFFh	Peripheral Device 1	PCS1#
0120 0000h ~ 012F FFFFh	Peripheral Device 2	PCS2#
0130 0000h ~ 013F FFFFh	Peripheral Device 3	PCS3#
0140 0000h ~ 014F FFFFh	Peripheral Device 4	PCS4#
0150 0000h ~ 015F FFFFh	Peripheral Device 5	PCS5#
0160 0000h ~ 016F FFFFh	Peripheral Device 6	PCS6#
0170 0000h ~ 017F FFFFh	Peripheral Device 7	PCS7#
0180 0000h ~ 01FF FFFFh	Amazon Registers	
0200 0000h ~ 02FF FFFFh	Local DRAM/SRAM	
0300 0000h ~ 037F FFFFh	Graphic Engine Registers	16bit access only
0380 0000h ~ 03FF FFFFh	Texture Buffer Memory	Max. 8Mbytes Texture Mem.
0400 0000h ~ 047F FFFFh	Frame Buffer Memory	Max. 8Mbytes Frame Mem.
0480 0000h ~ 04FF FFFFh	Sound Engine Registers	16bit access only
0500 0000h ~ 0FFF FFFFh	Expansion ROM	EXCS#
1000 0000h ~ FFFF FFFFh	Reserved for Feature Use	

Table 3-1. Amazon Memory Map

Amazon Register 01800000h Block 1Kbyte . Register Memory mapped I/O .

Offset Address	Block	Remark
0180 0000h	System / General	
0180 0400h	Local Memory Controller	ROM, DRAM, SRAM
0180 0800h	DMA	2 Channel
0180 0C00h	Interrupt Controller	27 Channel
0180 1000h	UART	2 Channel
0180 1400h	Timer & Counter	4 Channel
0180 1800h	Pulse Width Modulation	1 Channel
0180 1C00h	Reserved	
0180 2000h	PIO (PORT)	32 PORT
0180 2400h	Peripheral Chip Select	8 Chip Select
0180 2800h	SIO	1 Channel
0180 2C00h	Reserved	
0180 3000h	Reserved	
0180 3400h	CRT Controller	
0180 3800h	Reserved	
0180 3C00h	Reserved	
0180 4000h	RAMDAC & PLL	3 DAC
0180 4400h	Reserved	Built in Memory Addressing
~	~	
0180 FFFFh	Reserved	

Table 3-2. Amazon Register Offset Address

• The address boundary is 400h(1024Byte).

3.1 System / General Register

3.1.1System ID Register (SYSID)

Address: 0180 0000h

Bit	R/W	Description	Default Value
31:16	R	Reserved.	00h
15: 8	R	Device ID	0ah
7:0	R	Revision Number	00h

3.1.2 Configuration Register (CFGR)

Power On Configuration Pin . Pin Pull-up Pull-down Resistor . Pin Pull-up

Address: 0180 0004h

Bit	R/W	Description	Assigned Pin
31: 7	R	Reserved.	-
6	R	Main Clock Select 0: External Clock (Disable PLL) 1: Internal PLL Clock	TA[6]
5:3	R	Select Test Mode (When TEST pin is active state.) JTAG test mode high speed download mode boundary scan . Frame/texture memory I/F pin JTAG7 . 000 : CPU Stand Alone 100 : Counter test mode 001 : Cache Tag Memory 101 : pll test mode(50Mhz output) 010 : Internal DAC 11x : JTAG Mode 011 : Cache Data Memory	TA[5:3]
2:1	R	Local ROM Data Bus Width 00: 8Bit 01: 16Bit 1x: 32bit	TA[2:1]
0	R	Local Memory Bus Width . 0:16Bit 1:32Bit	TA[0]

3.1.3 System Control Register (SYSCON)

Address: 0180 0008h

Bit	R/W	Description	Default Value
31: 10	R	Reserved	000h
9:8	RW	Expansion ROM Data Bus Width	00b
		00 : 8Bit 01 : 16Bit 1x : 32bit	
7:6	RW	Frame Memory Internal Command Cycle Wait Control	11b
		00 : 2 Clk 01 : 3 Clk	
		10:4 Clk 11:5 Clk	
5:4	RW	Register Internal Command Cycle Wait Control	11b
		00 : 2 Clk 01 : 3 Clk	
		10:4 Clk 11:5 Clk	
3	R	Reserved	0
2:0	RW	External Read/Write Command Cycle Wait Control (Pin RD# / WR#)	111b
		000 : 2 Clk 100 : 10 Clk	
		001 : 4 Clk 101 : 12 Clk	
		010 : 6 Clk 110 : 14 Clk	
		011 : 8 Clk 111 : 16 Clk	

3.1.4 Watch Dog Timer Control Register (WDCON)

Address: 0180 0010h

Bit	R/W	Description	Default Value
31:5	R	Reserved.	0000h
4	R	Watch Dog Reset Status. WDCON Read Clear .	0
		0 : Normal	
		1: Watch Dog Reset	
3:1	RW	Prescale Factor Selection	111b
		000 : 128 cycle 001 : 256 cycle 010 : 512 cycle 011 : 1024 cycle	
		100 : 2048 cycle 101 : 4096 cycle 110 : 8192 cycle 111 : 16384 cycle	
		Pre-scaler counter Cycle Clock .	
		256 Cycle Clock WDCNT Count 가 .	
0	RW	Watch Dog Timer Enable / Disable	0
		0 : Disable Timer	
		1 : Enable Timer	

3.1.5 Watch Dog Timer Count Register (WDCNT)

Address: 0180 0014h

Additess. 0100	001111				
Bit	R/W	Description			Default Value
31:16	R	Reserved.			0000h
15: 0	RW	Watch Dog Tim	er Count Value.		FFFFh
		Watchdog times		,	
		0	Reset		
		Register	Watch	dog counter	
		Watch Dog	Reset	Prescale Factor Selection	

3.1.6 Pin Mux Control Register 1

Address: 0180 0018h

Bit	R/W		Description	Default Value
31:21	RW	Reserved.		0
20		0: A24	1 : PIO23	
19		0: A23	1 : PIO22	
18		0: A22	1 : PIO21	
17		0: A21	1 : PIO20	
16		0: A20	1 : PIO19	
15		0:A19	1 : PIO18	
14		0:A18	1 : PIO17	
13		0: A17	1 : PIO16	
12		Reserved		
11:10		00 : A27	01: PIO27 Output mode	
		1x: NMIX		
9:8		00 : PCS3#	01 : PIO28	
		1x:DREQ0		
7:6		00 : PCS4#	01 : PIO29	
		1x:DACK0		
5:4		00 : SBCK	01 : PIO30	
		1x : DREQ1		
3:2		00 : SDAT	01 : PIO31	
		1x:DACK1		
1:0		00 : SLRCK	01 : IRQ3	
		1x:DTC		

^{*} Configuration Register Local Memory Bus Width
. , Local Memory Data Bus 16Bit

Data Bus Pin D[31:16] PIO Pin PIO0~PIO15 .

3.1.7 Pin Mux Control Register 2

Address: 0180 001Ch

Bit	R/W		Description	Default Value
31:22	RW	Reserved		0
21		0 : MWE#(SRAS#)	1 : HOLD#	
		SCAS#	HLDA#	
20		Reserved		
19		0 : SWE#	1 : INT#	
18:17		00 : PCS5#	01 : INTA	
		1x : IRQ0#		
16		0:EXCS#	1 : HLAT#	
15 : 14		Reserved		
13:12		00 : PWM	01 : PIO26	
		1x:SIOCK		
11:10		00 : IRQ1/PIO24 Input	01: PIO24 Output	
		1x : GUN1		
9:8		00 : IRQ2/PIO25 Input	01: PIO25 Output	
		1x : GUN2		
7		0:TX0	1 : PCS1#	
6		0:RX0	1 : PCS2#	
5		0:TX1	1 : SIOTX	
4		0:RX1	1 : SIORX	
3:2		00: TX1EN	01 : PCS6#	
]	1x : SRDY		
1		0: UCLK	1 : PCS7#	
0		0 : BE3#	1 : PCS0#	

3.2 Memory Control Registers

3.2.1 Local ROM & SDRAM Clock Control Register (MCON)

Address: 0180 0400h

Bit	R/W	Description	Default Value
31:16	R	Reserved.	0
15:12	RW	Local Memory SDRAM Clock Control(LSDRCLK)	0000
		0000 : clk1x 1000 : Inverted clk1x	
		0001: clk1x + 2ns $1001: Inverted clk1x + 2ns$	
		0010: clk1x + 4ns 1010 : Inverted clk1x + 4ns	
		0011 : clk1x + 6ns $1011 : Inverted clk1x + 6ns$	
		0100 : clk1x + 8ns $1100 : Inverted clk1x + 8ns$	
		0101 : clk1x + 10ns	
		0110 : clk1x + 12ns	
		0111 : clk1x + 14ns	
11:8	RW	Frame/Texture Memory SDRAM Clock Control(VSDRCLK)	0000
		0000 : clk2x 1000 : Inverted clk2x	
		0001 : clk2x + 1ns	
		0010: clk2x + 2ns 1010 : Inverted clk2x + 2ns	
		0011 : clk2x + 3ns $1011 : Inverted clk2x + 3ns$	
		0100 : clk2x + 4ns $1100 : Inverted clk2x + 4ns$	
		0101 : clk2x + 5ns	
		0110: clk2x + 6ns 1110 : Inverted clk2x + 6ns	
		0111 : clk2x + 7ns $1111 : Inverted clk2x + 7ns$	
7	RW	Pin LROMCS decode .	1
		0 : Decode address and RD#	
		1 : Decode address only	
6:3	R	Reserved.	0
2:0	RW	LROMCS wait state	111b
		000 : 2 Clk 100 : 10 Clk	
		001 : 4 Clk 101 : 12 Clk	
		010 : 6 Clk 110 : 14 Clk	
		011 : 8 Clk 111 : 16 Clk	

3.2.2 Local DRAM Control Register (LDCON)

Address: 0180 0408h

Bit	R/W	Description	Default Value
31:25	R	Reserved	0000h
24	RW	Local Memory Control Reset	0
		0 : Active 1 : Software Reset	
		1 Memory state machine reset	
		active , SDRAM mode setting cycle .	
23:20	R	Reserved.	
19:18	RW	Row Address Line Number (SDRAM Only)	00b
		00: 11 01: 12 10:13 11: Reserved.	
17:16	RW	Column Address Line Number (FP,EDO DRAM / SDRAM)	00b
		00: 8 01: 9 10:10 11:11	
		SDRAM Mode 11 .	
15:14	R	Reserved.	0
13	RW	Internal Read Data Latch Timing Control for FP DRAM	0
		0 : Normal 1 : 1 Clk Delay	
12:11	RW	RAS to CAS Delay.	01b
		00:1 Clk 01:2 Clk 1x:3 Clk	
10:9	RW	RAS Precharge Time	11b
		00:1 Clk 01:2 Clk 10:3 Clk 11:4 Clk	
8	RW	SDRAM Mode: CAS Latency	1
		0:2 Clk 1:3 Clk	
		EDO/FP DRAM Mode: CAS Precharge Time	
		0:1 Clk 1:2 Clk	
7:6	RW	EDO/FP DRAM Mode: CAS Active Pulse Width Time	11b
		0x : 1 Clk 1x : 2 Clk	
		SRAM Mode: SRAM Command Width Time	
		00:1 Clk 01:2 Clk 10:3 Clk 11:4 Clk	
5:4	RW	SDRAM Mode: RAS Cycle Time after Auto-refresh Command	11b
		00:3 Clk 01:4 Clk 10:5 Clk 11:6 Clk	
		EDO/FP DRAM Mode: RAS Pulse Width for CBR Refresh	
		00:2 Clk	
3	RW	Refresh Cycle Period	0
	F***	0:15.6 usec 1:31.2 usec	
2	RW	Number of Refresh Cycle / Period	1
1 0		0:1 Cycle 1:2 Cycle	0.01
1:0	RW	Local Memory Type.	00b
		00 : SRAM 01 : EDO DRAM	
		10 : Fast Page DRAM 11 : Sync DRAM	

3.3 DMA

3.3.1 DMA0 Control Register (DMAC0)

Address: 0180 0800h

Bit	R/W	Description	Default Value
31:11	R	Reserved.	0
10	RW	DMA0 Enable	0b
		0 : Disable 1 : Enable DMA Operation	
9	RW	DMA0 Request Polarity.	0
		0 : Active High	
		1 : Active Low	
8	RW	DMASA0, DMADA0 Register and Internal Counter Simultaneous Write	1b
		Enable	
		0: Register only 1: Register and counter	
7:6	RW	DMA0 Transfer Mode	00b
		0x : Single Transfer	
		10: Repeat Data Transfer with Counter Reloading	
		11 : Repeat Data Transfer with Counter and Address Reloading	
5	RW	Source Address Hold	0b
		0 : Increase/Decrease Address 1 : Fix Address	
4	RW	Source Address Direction	0b
		0 : Increase Address 1 : Decrease Address	
3	RW	Destination Address Hold	0b
		0 : Increase/Decrease Address 1 : Fix Address	
2	RW	Destination Address Direction	0b
		0 : Increase Address 1 : Decrease Address	
1:0	RW	Data Transfer Width	00b
		00:8bit 01:16bit 1x:32bit	

3.3.2 DMA0 Source Address Register (DMASA0)

Address: 0180 0804h

Bit	R/W	Description	Default Value
31:0	RW	DMA0 Source Address A[31:0]	00000000h

3.3.3 DMA0 Destination Address Register (DMADA0)

Address: 0180 0808h

Bit	R/W	Description	Default Value
31:0	RW	DMA0 Destination Address A[31:0]	00000000h

3.3.4 DMA0 Transfer Count Register (DMATC0)

Address: 0180 080Ch

Bit	R/W	Description	Default Value
31:24	R	Reserved.	0
23: 0	RW	DMA0 Transfer Count Register.	00000h
		Data Width DMA Operation 1	

3.3.5 DMA1 Control Register (DMAC1)

Address: 0180 0810h

Bit	R/W	Description	Default Value
31:11	R	Reserved.	0
10	RW	DMA1 Enable	0
		0 : Disable 1 : Enable DMA Operation	
9	RW	DMA1 Request Polarity.	0
		0 : Active High	
		1 : Active Low	
8	RW	DMASA1, DMADA1 Register and Internal Counter Simultaneous Write	1b
		Enable	
		0: Register only 1: Register and counter	
7:6	RW	DMA1 Transfer Mode	00b
		0x : Single Transfer	
		10: Repeat Data Transfer with Counter Reloading	
		11 : Repeat Data Transfer with Counter and Address Reloading	
5	RW	Source Address Hold	0b
		0 : Increase/Decrease Address 1 : Fix Address	
4	RW	Source Address Direction	0b
		0 : Increase Address 1 : Decrease Address	
3	RW	Destination Address Hold	0b
		0 : Increase/Decrease Address 1 : Fix Address	
2	RW	Destination Address Direction	0b
		0 : Increase Address 1 : Decrease Address	
1:0	RW	Data Transfer Width	00b
		00 : 8bit 01 : 16bit 1x : 32bit	

3.3.6 DMA1 Source Address Register (DMASA1)

Address: 0180 0814h

Bit	R/W	Description	Default Value
31:0	RW	DMA1 Source Address A[31:0]	00000000h

3.3.7 DMA1 Destination Address Register (DMADA1)

Address: 0180 0818h

Bit	R/W	Description	Default Value
31:0	RW	DMA1 Destination Address A[31:0]	00000000h

3.3.8 DMA1 Transfer Count Register (DMATC1)

Address: 0180 081Ch

Bit	R/W	Description			Default Value
31:24	R	Reserved.			0
23: 0	RW	DMA1 Transfer Count Register.			00000h
		Data Width	DMA Operation	1	

3.4 Interrupt Controller

Vector Table

Reset Vector : $0x00000000 \sim 0x00000003$ (Interrupt Number : V00) NMI Auto-vector : $0x00000004 \sim 0x00000007$ (Interrupt Number : V01) Interrupt Auto-vector : $0x00000008 \sim 0x00000008$ (Interrupt Number : V02)

Software Interrupt Vector: 0x00000040 ~ 0x0000007F (Interrupt Number: V10 ~ V1F)
User Vector: 0x00000080 ~ 0x000003FF (Interrupt Number: V20 ~ VFF)

Interrupt Controller Interrupt Vector 8bit MCU Core

, Interrupt Vector Range User Vector $(0x20 \sim 0xFF)$

Interrupt Vector = 3bit (User Define) + 5bit (Priority Encoding Value)

Register Spec. Interrupt Vector Register [10:8] Interrupt Vector 3bit

Interrupt Vector Register [4:0] Interrupt Service Routine Clear

Vector

, Vector Table , User가 Interrupt Service

Routine 가 .

Vector Table Interrupt Controller Interrupt Vector Register

•

, Vector Table

(1) User Vector : 0x00000080 ~ 0x000000FF (Interrupt Number : V20 ~ V3F) Interrupt Vector = 3bit (=> 001) + 5bit (Priority Encoding Value)

(2) User Vector : 0x000000100 ~ 0x000017F (Interrupt Number : V40 ~ V5F) Interrupt Vector = 3bit (=> 010) + 5bit (Priority Encoding Value)

3.4.1Interrupt Mode Register (INTMOD)

Address: 0180 0C00h

Bit	R/W	Description	Default Value
31:16	R	Reserved.	0000Fh
15:12	RW	Reserved	Fh
11: 8	RW	External IRQ3 ~ IRQ0 Trigger Mode	Fh
		0 : Level Trigger 1 : Edge Trigger	
7:4	RW	Reserved	Fh
3:0	RW	External IRQ3 ~ IRQ0 Active State	Fh
		0 : Active Low 1 : Active High	

3.4.2Interrupt Vector Register (INTVEC)

Interrupt Vector . Interrupt가

Interrupt Vector .

Address: 0180 0C04h

Bit	R/W	Description	Default Value
31:11	R	Reserved.	0
10:8	RW	Interrupt Vector High 3 Bit. Programmable Bits.	000b
7:5	R	Reserved.	0
4:0	W	Interrupt Clear Vector Value.	0
		Interrupt Interrupt Service	
		Routine Code Write Interrupt Bit	
		Clear .	

Vector No.	Description		Remark	
26	PWM Interrupt	Interrupt		
25	Reserved			,
24	Video Vertical Blank Interrupt	CPU	INTA#	Active
23	Reserved		Vector	Data
22	Reserved	В	us	
21	Reserved			
20	Reserved			
19	Reserved			
18	UART Channel 1 Transmit Interrupt			
17	UART Channel 1 Receive Interrupt			
16	UART Channel 1 Error Interrupt			
15	UART Channel 0 Transmit Interrupt			
14	UART Channel 0 Receive Interrupt			
13	UART Channel 0 Error Interrupt			
12	External IRQ3			
11	External IRQ2			
10	Timer 3 Interrupt			
9	Timer 2 Interrupt			
8	DMA 1 Interrupt			
7	DMA 0 Interrupt			
6	External IRQ1			
5	External IRQ0			
4	Reserved			
3	SIO Interrupt			
2	Vrender0 Interrupt			
1	Timer 1 Interrupt			
0	Timer 0 Interrupt (Highest Priority)			

Table 3-3.. Interrupt Vector & Priority

3.4.3 Interrupt Enable Register (INTEN)

Interrupt Source Mask Bit Interrupt Enable/Disable . Mask Bit フト 0 Interrupt Disable

1 Enable

Address: 0180 0C08h

Bit	R/W	Description	Default Value
31: 27	R	Reserved.	00000000h
26	RW	PWM Interrupt Enable	
25	RW	Reserved	
24	RW	Video Vertical Blank Interrupt Enable	
23	RW	Reserved	
22	RW	Reserved	
21	RW	Reserved	
20	RW	Reserved	
19	RW	Reserved	
18	RW	UART Channel 1 Transmit Interrupt Enable	
17	RW	UART Channel 1 Receive Interrupt Enable	
16	RW	UART Channel 1 Error Interrupt Enable	
15	RW	UART Channel 0 Transmit Interrupt Enable	
14	RW	UART Channel 0 Receive Interrupt Enable	
13	RW	UART Channel 0 Error Interrupt Enable	
12	RW	External IRQ3 Enable	
11	RW	External IRQ2 Enable	
10	RW	Timer 3 Interrupt Enable	
9	RW	Timer 2 Interrupt Enable	
8	RW	DMA 1 Interrupt Enable	
7	RW	DMA 0 Interrupt Enable	
6	RW	External IRQ1 Enable	
5	RW	External IRQ0 Enable	
4	RW	Reserved	
3	RW	SIO Interrupt	
2	RW	Vrender0 Interrupt Enable	
1	RW	Timer 1 Interrupt Enable	
0	RW	Timer 0 Interrupt Enable	

3.4.4Interrupt Status Register (INTST)

Interrupt Status Register . Register interrupt7

Address: 0180 0C0Ch

Bit	R/W	Description	Default Value
31:27	R	Reserved.	00000000h
26	RW	PWM Interrupt Status	
25	RW	Reserved	
24	RW	Video Vertical Blank Interrupt Status	
23	RW	Reserved	
22	RW	Reserved.	
21	RW	Reserved.	
20	RW	Reserved.	
19	RW	Reserved.	
18	RW	UART Channel 1 Transmit Interrupt Status	
17	RW	UART Channel 1 Receive Interrupt Status	
16	RW	UART Channel 1 Error Interrupt Status	
15	RW	UART Channel 0 Transmit Interrupt Status	
14	RW	UART Channel 0 Receive Interrupt Status	
13	RW	UART Channel 0 Error Interrupt Status	
12	RW	External IRQ3 Status	
11	RW	External IRQ2 Status	
10	RW	Timer 3 Interrupt Status	
9	RW	Timer 2 Interrupt Status	
8	RW	DMA 1 Interrupt Status	
7	RW	DMA 0 Interrupt Status	
6	RW	External IRQ1 Status	
5	RW	External IRQ0 Status	
4	RW	Reserved.	
3	RW	SIO Interrupt]
2	RW	Vrender0 Interrupt Status	
1	RW	Timer 1 Interrupt Status	
0	RW	Timer 0 Interrupt Status	

3.5 UART

3.5.1 UART Channel 0/1 Control Register (UCON0 / UCON1)

Address: 0180 1000h / 0180 1020h

Bit	Bit R/W Description			
31: 9	R	Reserved.	0	
8	RW	UART Enable	0	
		0: disable		
		1: enable		
7	RW	Loop Back Test.		
		0 : Normal	0	
		1 : Loopback Mode for Test		
6	RW	Send Break. Break Frame Transmit Data		
		Low Level .	0	
		0 : Not Send Break		
		1 : Send Break		
5	RW	Enable Receive Status Interrupt. Data Break, Error	0	
		Interrupt Enable Disable .		
		0 : Do not generate receive status interrupt		
		1 : Generate receive status interrupt		
4	RW	Serial Clock Selection.	0	
		0: Internal Clock		
		1: External Clock (UCLK)		
3:2	RW	Parity Mode.	0	
		0x : No Parity		
		10 : Even Parity		
		11 : Odd Parity		
1	RW	Number of Stop Bit.	0	
		0: 1 Bit per Frame		
		1: 2 Bit per Frame		
0	RW	Word Length. Frame Data Bit .	1	
		0:7 Bit 1:8 Bit		

3.5.2 UART Channel 0/1 Status Register (USTAT0 / USTAT1)

Address: 0180 1004h / 0180 1024h

Bit	R/W	Description	Default Value
31 : 16	R	Reserved.	0
15:12	R	Reserved.	0
11:8	R	Receive-FIFO Level.	0
		16 Level FIFO. Receive Interrupt Receive FIFO	
7	R	Reserved	0
6	R	Transmitter Empty. Bit Transmit Buffer Data가 Tx	
		Shift Register7 Empty 0 Clear .	0
		0: Transmitter is empty.	
		1 : Transmitter has some data. Tx is in progress.	
5	R	Transmit FIFO Holding Data. Bit UTXB0(UTXB1) register Write	
		Set .	0
		0 : Tx Buffer is Empty.	
		1 : Tx Buffer has some data.	
4	R	Receive FIFO Data Ready. Bit URXB0(URXB0) register	0
		FIFO7 empty Clear .	
		0: Receive FIFO is empty.	
		1 : Receive FIFO has some data.	
3	R	Break Detect. Bit USTAT0(USTAT1) register	
		Clear .	0
		0 : Normal Operation	
		1 : Break Sequence Detection	
2	R	Frame Error. Bit USTAT0(USTAT1) register	0
		Clear .	
		0: No Error 1: Error	
1	R	Parity Error. Bit USTAT0(USTAT1) register	0
		Clear .	
		0 : No Error 1 : Error	
0	R	Overrun Error. Bit USTAT0(USTAT1) register	0
		Clear .	
		0: No Error 1: Error	

3.5.3 UART Channel 0/1 Transmit Buffer Register (UTXB0 / UTXB1)

Address: 0180 1008h / 0180 1028h

Bit	R/W	Description	Default Value
31: 8	W	Reserved.	0
7:0	W	Transmit Data for UART0 / 1	

3.5.4 UART Channel 0/1 Receive Buffer Register (URXB0 / URXB1)

Address: 0180 100Ch / 0180 102Ch

Bit	R/W	Description	Default Value
31: 8	R	Reserved.	0
7:0	R	Receive Data for UART0 / 1	

3.5.5 UART Channel 0/1 Baud Rate Devisor Register (UBDR0 / UBDR1)

Address: 0180 1010h / 0180 1030h

	Bit	R/W	Description	Default Value
3	31: 16	R	Reserved.	0
1	15:0	RW	Baud Rate Divisor Value.	01

TX/RX Baud Rate . Clock Source Internal External Clock(UCLK)

Baud Rate = Clock Source / (Divisor Value * 16)

3.6 Timer

3.6.1Timer Control Register

Register Name	Address	Description
TMCON0	0180 1400h	Timer 0 Control Register
TMCON1	0180 1408h	Timer 1 Control Register
TMCON2	0180 1410h	Timer 2 Control Register
TMCON3	0180 1418h	Timer 3 Control Register

Bit	R/W	Description	Default Value
31:16	R	Reserved.	0
15: 8	RW	Timer <i>n</i> Prescaler Divide Count Value(PD)	FFh
		1 .	
7:5	R	Reserved for test mode.	0
4:2	R	Reserved.	0
1	RW	Timer <i>n</i> Operation Mode	0
		0 : Single (One Shot Count)	
		1 : Continuous (Periodic Count)	
0	RW	Timer n Enable	0
		0: Stop 1: Run	

3.6.2 Timer Count Register

Register Name	Address	Description
TMCNT0	0180 1404h	Timer 0 Count Register
TMCNT1	0180 140Ch	Timer 1 Count Register
TMCNT2	0180 1414h	Timer 2 Count Register
TMCNT3	0180 141Ch	Timer 3 Count Register

Bit	R/W	Description	Default Value
31:16	R	Reserved.	0
15: 0	RW	Timer Count Value.(TCV)	000Fh
		Timer Up-counter Register .	

Expect frequency (Hz) = Bus_Clock / ((PD+1) * (TCV+1))

3.7 Pulse Width Modulation

3.7.1 PWM Control Register (PMCON)

Address: 0180 1800h

Bit	R/W	Description	Default Value
31:16	R	Reserved.	0
15:8	RW	PWM Prescaler Divide Count 8 Bit Value(PD)	FFh
7:2		Reserved	
1	RW	PWM Output Polarity	0
		0 : Negative (Start Level is High)	
		1 : Positive (Start Level is Low)	
0	RW	PWM Enable	0
		0: Stop 1: Run	

3.7.2 PWM Duty Register (PMDTY)

Address: 0180 1804h

Bit	R/W	Description	Default Value
31:16	R	Reserved.	0
15: 0	RW	PWM Count Value A.	000Fh
		PWM Up-counter Register .	
		Counter Register 1	
		. Low Pulse Duty .	

3.7.3 PWM Period Register (PMPRD)

Address: 0180 1808h

Bit	R/W	Description	Default Value
31:16	R	Reserved.	0
15: 0	RW	PWM Count Value B.(PCNT)	000Fh
		PWM Up-counter Register .	
		, Counter Register	
		0 . Polarity PMCON Bit1	

Expect frequency (Hz) = $Bus_Clock / ((PD+1) * (PCNT+1))$

3.7.4 Pulse Count Register (PULCNT)

Address: 0180 180Ch

Bit	R/W	Description	Default Value
31:16	R	Reserved.	0
15:0	RW	Number of Pulse – 1	000Fh

3.8 Synchronous Serial IO

3.8.1 SIO Control Register (SIOCON)

Address: 0180 2800h

Bit	R/W	Description	Default Value
31:8	R	Reserved.	0
7	RW	SIO Controller Enable	0
		0 : Disable 1 : Enable	
6	R	Reserved	0
5	RW	Master/Slave Mode Select	0
		0 : Slave mode 1 : Master Mode	
4	RW	SIO Data Transfer Mode	0
		DMA DTC 가 가	
		reset .	
		0 : SIO Interrupt 1 : DMA	
3	RW	SIO Shift operation	0
		0 : Auto Run Mode 1 : Hand-shaking Mode	
2	RW	TX/RX selection	0
		0 : Receive Only Mode	
		1 : Transmit / Receive Mode	
1	RW	Clock edge selection	0
		0 : Rising Edge Clock 1 : Falling Edge Clock	
0	RW	Data Shift Direction.	0
		This bit controls whether MSB is transmitted first or LSB is transmitted	
		first.	
		0: MSB Mode 1: LSB Mode	

3.8.2 SIO Data Register (SIODAT)

Address: 0180 2804h

Bit	R/W	Description	Default Value
31:8	R	Reserved.	0
7: 0	RW	This register contains the data to be transmitted or received over the SIO.	0

3.8.3 SIO Baud Rate Prescaler Register (SIOBDR)

Address: 0180 2808h

Bit	R/W	Description	Default Value
31:8	R	Reserved.	0
7:0	RW	SIO Baud Rate Prescale Value	0

Baud Rate = BCLK / (2 * SIOBDR + 2)

BCLK Bus Clock PLL 1/2 . PLL 7 ** 80Mhz BCLK 40Mhz 7 † .

3.8.4 SIO Interval Count Register (SIOICNT)

Address: 0180 280Ch

Bit	R/W	Description	Default Value
31:8	R	Reserved.	0
7:0	RW	SIO Interval Counter Value	0

(auto run mode)

Interval Time(between 8-bit data) = BCLK / (SIOICNT + 1)

3.8.5 SIO Status Register (SIOSTAT)

Address: 0180 2810h

Bit	R/W	Description	Default Value
31: 2	R	Reserved.	0
4	R		0
		0: 1:	
3	R	ready (hand_shaking)	1
		0: 가	
		1: 가	
2	R	가	1
		0: full 1:empty	
1	R	Reserved	0
0	R	가 set .	0
		0:empty 1:full	

3.9 PIO

3.9.1 PIO Mode Register (PIOMOD)

PIO Pin Pin Mux Control Register

Address: 0180 2000h

Bit	R/W	Description	Default Value
31	RW	PIO 31 Pin Mode Control.	00000000h
30		PIO 30 Pin Mode Control.	
29		PIO 29 Pin Mode Control.	
28	1	PIO 28 Pin Mode Control.	
27	1	PIO 27 Pin Mode Control.	
26	1	PIO 26 Pin Mode Control.	
25	1	PIO 25 Pin Mode Control.	
24	1	PIO 24 Pin Mode Control.	
23		PIO 23 Pin Mode Control.	
22		PIO 22 Pin Mode Control.	
21		PIO 21 Pin Mode Control.	
20	1	PIO 20 Pin Mode Control.	
19		PIO 19 Pin Mode Control.	
18		PIO 18 Pin Mode Control.	
17		PIO 17 Pin Mode Control.	
16		PIO 16 Pin Mode Control.	
15		PIO 15 Pin Mode Control.	
14		PIO 14 Pin Mode Control.	
13		PIO 13 Pin Mode Control.	
12		PIO 12 Pin Mode Control.	
11		PIO 11 Pin Mode Control.	
10		PIO 10 Pin Mode Control.	
9		PIO 9 Pin Mode Control.	
8		PIO 8 Pin Mode Control.	
7		PIO 7 Pin Mode Control.	
6		PIO 6 Pin Mode Control.	
5		PIO 5 Pin Mode Control.	
4		PIO 4 Pin Mode Control.	
3		PIO 3 Pin Mode Control.	
2		PIO 2 Pin Mode Control.	
1		PIO 1 Pin Mode Control.	
0		PIO 0 Pin Mode Control.	
		0 : Totempole Output Mode	
		1 : Open Collector Output Mode	

PIO Port Input Port
PIOLDAT Register Port Bit 0 Set
PIO Port 0 ~ 15 System Data Bus D[31:16]
. Local Memory Bus Width 16bit

3.9.2 PIO Latched Output Data Register (PIOLDAT)

Address: 0180 2004h

Bit	R/W	Description	Default Value
31:0	RW	PIO31 ~ PIO0	0
		Totempole Output Mode Data .	
		Open Collector Output Mode 0 Output Disable High-	
		Z 가 , 1 Output Enable 0 .	
		Write Latch Register Read Write Data	

3.9.3 PIO External Data Register (PIOEDAT)

Address: 0180 2008h

Bit	R/W	Description			Default Value
31:0	R	PIO31 ~ PIO0			X
		PIO Pin	Data		

* PIO27 input mode 가 .

Peripheral Device Chip Select

3.9.4PCS Control Register

Register Name	Address	Description	Pin Name
CS0CON	0180 2400h	PCS0 Control Register	
CS1CON	0180 2404h	PCS1 Control Register	
CS2CON	0180 2408h	PCS2 Control Register	
CS3CON	0180 240Ch	PCS3 Control Register	
CS4CON	0180 2410h	PCS4 Control Register	
CS5CON	0180 2414h	PCS5 Control Register	
CS6CON	0180 2418h	PCS6 Control Register	
CS7CON	0180 241Ch	PCS7 Control Register	

Bit	R/W	Description	Default Value
31:16	R	Reserved.	0
15	RW	External Ready Enable	0
		0 : Not Use External Ready	
		1 : Use External Ready	
14:13	R	Reserved.	0
12:8	RW	The Number of Wait State	10000b
		0 31 Cycle Wait state 가 Chip Select Pulse	
7	RW	PCSx Enable	0
		0 : Disable 1 : Enable	
6:4	R	Reserved.	0
3:2	RW	Data Bus Width	00b
		00: 8Bit	
		01 : 16Bit	
		1x : 32Bit	
1:0	RW	Decode Mode	00b
		0x : Decode Address Only	
		10 : Decode with RD#	
		11 : Decode with WR#	

3.10 CRT Controller

Amazon 640*480 Resolution Graphic

Function

3.10.1 CRTC Status / Mode Register (CRTMOD)

Address: 0180 3400h

Bit	R/W	Description	Default Value
31:16	R	Reserved	00h
15	R	Horizontal Sync. Status.	-
		Sync Active 0 .	
14	R	Vertical Display Enable Status	-
		Vertical Display Enable 1 .	
13	R	Horizontal & Vertical Blank Period.	-
		Blank 0가 .	
12	R	External Video Signal Status	-
		0 : Invalid State 1 : Valid State	
11:10	R	Reserved.	0
9	RW	Screen Blank Enable	0
		0 : Normal	
		1 : Blank Screen	
8	RW	Protect to write CRTC Registers 0x01803404~0x01803424	0
		0 : Write 가 .	
		1: Write 가 .	
7	RW	Horizontal Scan Line Number	0
		0:525 Line	
		1 : 625 Line	
6	RW	Color Burst Frequency	0
		0: 3.58 Mhz	
		1: 4.43 Mhz	
5:4	RW	Reserved	00
3	RW	Select Display Start Field in the Interlace mode	0
		0 : Odd Field (NTSC), Even Field (PAL)	
		1 : Even Field (NTSC), Odd Field (PAL)	
2	RW	Reserved	0
1:0	RW	Vertical Sync Width Generation	0
		00 : Serration Only	
		01 : Pre-equalization and Serration	
		10 : Post-equalization and Serration	
		11 : Pre/Post-equalization and Serration	

3.10.2 CRTC Timing Control Register (CRTTIM)

Address: 0180 3404h

Bit	R/W	Description	Default Value
31:14	R	Reserved	00h
13	RW	Fsc4clk Select.	0
		0 : CPCLK Pin 1 : 14.318Mhz (External clock Xin)	
12	RW	CBF Output Polarity	0
		0: Low Active Signal 1: High Active Signal	
11:8	RW	Reserved	0
7	RW	Video Clock (VCLK) 2 .	0
		0 : Normal 1 : 2	
6:4	RW	CBCLK . Video Encoder Video Clock	010b
		3.58Mhz7 : Ivclk Register .	
		000: 001 ~ 111: 2 ~ 8	
3	RW	VCLK (Video Clock) Select.	0
		0 : VCLK Pin 1 : 14.318Mhz	
2:0	RW	DCLK . Video Encoder Video Clock	010b
		Dot Clock .	
		000: 001 ~ 111: 2 ~ 8	

3.10.3 Horizontal Sync Width / Back Porch Register (HSWBP)

Address: 0180 3408h

Bit	R/W	Description	Default Value
31:16	R	Reserved	00h
15:8	RW	Horizontal Back Porch - 1	0
7:0	RW	Horizontal Sync Width - 1	0

3.10.4 Horizontal Display Total Register (HDISP)

Address: 0180 340Ch

Bit	R/W	Description	Default Value
31:10	R	Reserved	00h
9:0	RW	Horizontal Display Total - 1	0

3.10.5 Horizontal Sync Front Porch Register (HSFP)

Address: 0180 3410h

Bit	R/W	Description	Default Value
31:9	R	Reserved	00h
7:0	RW	Reserved	0

3.10.6 Field Window Bound Register (FWINB)

Address: 0180 3414h

Bit	R/W	Description	Default Value
31:15	R	Reserved	00h
14	RW	Even Field Select	0
		0 : From Hsync block 1 : From CynvToVH	
13:8	RW	Odd/Even Field Window Upper Bound by 16 pixel	0
7:6	R	Reserved.	0
5:0	RW	Odd/Even Field Window Lower Bound by 16 pixel	0

3.10.7 Vertical Sync Back Porch Register (VSBP)

Address: 0180 3418h

Bit	R/W	Description	Default Value
31:8	R	Reserved	00h
7:0	RW	Vertical Sync Back Porch -1	0

3.10.8 Vertical Display Total Register (VDISP)

Address: 0180 341Ch

Bit	R/W	Description	Default Value
31:9	R	Reserved	00h
8:0	RW	(Vertical Display Total /2)-1 (Interlace mode)	0
		Vertical Display Total –1 (non-Interlace mode)	

[•] vertical display total frame line . even/odd field display line .

3.10.9 Horizontal Total Register (HTOT)

Address: 0180 3420h

Bit	R/W	Description	Default Value
31:13	R	Reserved	00h
12	RW	Csync width is 2cpclk for test.	0
10	RW	Enable this register bit[9:0] programming.	0
9:0	RW	(Horizontal Total / 2) - 1	00h

3.10.10 Vertical Total Register (VTOT)

Address: 0180 3424h

Bit	R/W	Description	Default Value
31:12	R	Reserved	00h
11	RW	Enable this register bit[10:0] programming.	0
10:0	RW	NTSC: (Vertical Total – 9) * 2 (Interlace mode) ((Vertical Total – 9) *2) –1 (non-Interlace Mode)	00h
		PAL : (Vertical Total – 9) * 2 – 1 (Interlace Mode) ((Vertical Total – 9) *2 (non-Interlace mode)	

* HTOT VTOT Register Program 7 . Setting .

* Vertical Total vsync vsync total line . Interlace line non-interlace

line .

3.11.11 Horizontal Line Back Porch Register (HLBP)

Address: 0180 3428h

Bit	R/W	Description	Default Value
31:10	R	Reserved	00h
9:0	RW	Horizontal Display Start Position Control Register	00h

3.11.12 CRT Display Start Address 0 Register (STAD0)

Address: 0180 342Ch

Bit	R/W	Description	Default Value
31:15	R	Reserved	00h
14: 2	RW	Horizontal resolution 511pixel 512pixel, noninterlace mode - First Bank CRT Display Start Address bit [22:10] Horizontal resolution 512pixel Interlace mode - First Bank CRT Display Start Address bit [22:11] - register bit[14] Start Address 1024byte(512pixel)	OOh
1	R	Reserved	0
0	RW	Vertical Flip Enable Display Current Upside Down Screen Image . bit STAD0, STAD1 Display start address screen .	0

3.11.13 CRT Display Start Address 1 Register (STAD1)

Address: 0180 3430h

Bit	R/W	Description	Default Value
31:15	R	Reserved	00h
14: 2	RW	Horizontal resolution 511pixel 512pixel, noninterlace mode - Second Bank CRT Display Start Address bit [22:10] . Horizontal resolution 512pixel Interlace mode	0

		- Second Bank CRT Display Start Address bit [22:11] - register bit[14]	
		Start Address 1024byte(512pixel)	
1	RW	Select Current Display Frame for Double Buffering at Interlace Mode 0 : Even Frame 1 : Odd Frame	0
0	RW	Select Non-interlace mode 0: Interlace Mode 1: Non-Interlace Mode	0

3.11.14 Light Pen 0 X Register (LIGHT0X)

Address: 0180 3438h

Bit	R/W	Description	Default Value
31:11	R	Reserved	00h
10:0	R	Light Pen 0 Current Horizontal Position	X

3.11.15 Light Pen 0 Y Register (LIGHT0Y)

Address: 0180 343Ch

Bit	R/W	Description	Default Value
31:9	R	Reserved	00h
8:0	R	Light Pen 0 Current Vertical Position	X

3.11.16 Light Pen 1 X Register (LIGHT1X)

Address: 0180 3440h

Bit	R/W	Description	Default Value
31:11	R	Reserved	00h
10:0	R	Light Pen 1 Current Horizontal Position	X

3.11.17 Light Pen 1 Y Register (LIGHT1Y)

Address: 0180 3444h

- 4	1441 655 1 0100	•		
	Bit	1 - 1- 1		Default Value
	31:9	R	Reserved	00h
	8:0	R	Light Pen 1 Current Vertical Position	X

3.11.18 Light Pen Input Control Register (LIGHTC)

Address: 0180 3448h

Bit	R/W	Description	Default Value
31:2	R	Reserved	00h
1	RW	Light Pen 1 Input Polarity	0
		0: High Active Strobe	
		1 : Low Active Strobe	
0	RW	Light Pen 0 Input Polarity	0
		0: High Active Strobe	
		1 : Low Active Strobe	

3.12 Frequency Synthesizer

3.12.1 PLL Control Register (DPCON)

Address: 0180 4000h

Bit	R/W	Description	Default Value		
31:10	R	Reserved	00h		
9	RW	Power Saving Mode for DAC	0		
		0 : Normal			
		1 : Power Saving Enable			
8:3	R	Reserved.	0		
2	RW	Write Protect PLL Program Register (PLPGM)	0		
		0: Write 가 .			
		1: Write 가 .			
1	RW	16Bit RGB Output	0		
		0 : Normal Mode			
		1 : Output to PIO[15:0]			
		Bit 1 Set , Pinmux Control Register 16bit Pixel			
		Data R[4:0], G[5:0], B[4:0] PIO Pin [15:0] .			
		Local memory 16bit Interface .			
		mode가 dispen csync pin .			
0	RW	Power Saving Mode for PLL	0		
		0 : Normal			
		1 : Power Saving Enable			
		Clock , PLL Power Saving			

3.12.2 PLL Program Register (PLPGM)

Address: 0180 4004h

Bit	R/W	Description	Default Value
31:16	R	Reserved	000h
15:8	RW	Main Divider 8 Bit (M)	57h
7:2	RW	Pre-divider 6 Bit (P)	001111b
1:0	RW	Post Scaler 2 Bit (S)	10b

Frequency Equation : Fout = $((M + 8) * Fin) / ((P + 2) * 2^{S})$

Reference input frequency : Fin = 14.318MHzExample : M = 3Eh, P = 001000b, S = 01b (50MHz)

Default frequency output is 20MHz.

OUTPUT FREQUENCY EQUATION & TABLE

Frequency Equation: $F_{\scriptscriptstyle OUT} = \frac{(m+8)}{(p+2)~x~2^{^s}}~x~F_{\scriptscriptstyle IN}$

Table 1. Example of Divider Ratio

M[7]	M[6]	M[5]	M[4]	M[3]	M[2]	M[1]	M[0]	m	M (m+8)	P[6]	P[5]	P[4]	P[3]	P[2]	P[1]	P[0]	р	P (p+2)	S[1]	S[0]	2 ^s
0	1	0	1	0	1	0	1	85	93	0	1	0	1	0	0	1	41	43	0	0	1

Table 2. Sample Frequency Coefficient(Reference Input Frequency=14.318MHz)

				uci I	Cy Coe		_		1					1		_				1_	1	1.
Fout	Р	М	s		Fout	Р	М	s	1	Fout	Р	М	S	1	Fout	Р	М	S	Fout	Р	м	s
10	15	87	3		41.6	19	144	1		69	9	98	1		100.76	25	182	0	137	5	59	0
14.318	8	72	3		42	13	80	1		70	16	80	0		101	17	126	0	138	23	233	0
15	19	168	3		43	8	52	1		71	22	111	0		102	22	163	0	139	22	225	0
16	15	68	2		44	25	158	1		72	18	93	0		103	19	143	0	140	7	80	0
17	10	49	2		44.3	14	91	1		73	18	94	0		104	17	140	0	141	11	120	0
18	27	138	2		44.74	10	67	1		74	10	54	0		105	10	80	0	142	10	111	0
19	11	61	2		44.9	9	61	1		75	15	81	0		106	8	66	0	143.18	7	82	0
20	15	87	2		45.5	12	81	1		76	11	61	0		107	17	134	0	144	15	163	0
21	13	80	2		46	24	159	1		77	14	78	0		108	22	173	0	145	6	73	0
22	12	78	2		47	21	143	1		77.25	21	116	0		109	16	129	0	146	3	43	0
23	24	159	2		48	15	106	1		78	18	101	0		110	20	161	0	147	13	146	0
24	25	173	2		49	11	81	1		79	27	152	0		111	14	116	0	148	1	23	0
25.175	23	168	2		49.2	22	157	1		80	15	87	0		112	15	125	0	149	20	221	0
25.5	14	106	2		49.5	10	75	1		81	30	173	0		113	17	142	0	150	19	212	0
26	17	130	2		50	8	62	1		82	9	55	0		114	22	183	0	151	9	108	0
27	22	173	2		50.35	23	168	1		83.04	13	79	0		115	22	185	0	152	11	130	0
28.322	21	174	2		51	22	163	1		84	13	80	0		116	8	73	0	153	17	195	0
29	8	73	2		52	17	130	1		85	14	87	0		117	21	180	0	154	2	35	0
30	19	168	2		53	8	66	1		86	8	52	0		118	23	198	0	155	21	241	0
30.25	18	161	2		54	9	75	1		87	11	71	0		119	14	125	0	156	17	199	0
31	7	70	2		55	20	161	1		88	25	158	0		120	19	168	0	157	22	255	0
31.5	8	80	2		56	15	125	1		89	12	79	0		121	18	161	0	158.12	21	246	0
32	15	1 44	2		56.644	21	174	1		89.8	9	61	0		122	21	188	0	159	17	203	0
32.514	17	79	1		57	22	183	1		91	12	81	0		123	20	181	0	160	21	249	0
33	21	98	1		58	8	73	1		92	24	159	0		124	7	70	0	161	2	37	0
34	10	49	1		59	19	165	1		93	8	57	0		125	9	88	0	162	17	207	0
35	36	80	1		60	19	168	1		93.4	17	116	0		126	8	80	0	163	11	140	0
35.5	22	111	1		61	21	188	1		94.5	8	58	0		127	13	125	0	164	9	1 18	0
36	18	93	1		62	13	122	1		95	9	65	0		128	14	135	0	165	19	234	0
37	10	54	1		62.5	9	88	1		95.5	7	52	0		129	8	82	0	166	20	247	0
37.5	15	81	1		63	8	80	1		96	15	106	0		130	11	110	0	167	7	97	0
38	11	61	1		64	15	144	1		97	20	141	0		131	18	175	0	168	13	168	0
39	27	150	1		65	11	110	1		98	11	181	0		132	7	75	0	169	13	169	0
39.5	27	152	1		66	12	121	1		99	21	151	0		133	19	187	0	170	6	127	0
40	15	87	1		66.6	12	123	1		99.7	25	180	0		134	12	123	0				
41	9	55	1		68	12	125	1		100.	8	62	0		135	12	124	0				
	•							•	_		•		•	•						•		•

[Note] If you want to used anyother divider ratios, Please you contact to SEC engineers

Table 3-4 PLL(AL2007LA) P,M,S

3.13 Graphic Controller

3.13.1 Command queue front pointer register

Address: 0300 0080h

Bit	R/W	Description	Default Value
15:11	R	Reserved.	xxh
10: 0	R/W	CmdQueueFront Command queue front pointer. Command queue: 0380 0000h ~ 0381 FFFFh 64byte x 2048 depth	00h

3.13.2 Command queue rear pointer register

Address: 0300 0082h

Bit	R/W	Description	Default Value
15:11	R	Reserved.	XX
10: 0	R	CmdQueueRear Command queue rear pointer. rear pointer? 7. 7. (command?)	000h

3.13.3 Rendering engine control register

Address: 0300 008ch

Bit	R/W	Description	Default Value
15: 8	R	Reserved.	XX
7	R/W	Rendering Buffer Select 0 : render to Back buffer (~ Current display bank) 1 : render to Front buffer (Current display bank)	0b
6:5	R	Reserved.	X
3	R/W	Engine Reset rendering pipeline . Video Register .	ОЬ
2	R/W	Engine Start Engine Reset Engine Start 1 . 1 Command queue . Engine Reset 1 .	ОЬ
1:0	R/W	Dither Mode 00 : 2x2 01 : 4x4 1x : Disable	10b

3.13.4 Display bank register

Address: 0300 008eh

Bit	R/W	Description	Default Value
15: 1	R	Reserved.	XX
0	R	Current display bank	0

3.13.5 Rendering bank1 address select register

Address: 0300 0090h

Bit	R/W	Description	Default Value
15	R/W	Rendering bank1 address select 0: Bank1 address = 0410 0000h 1: Bank1 address = 0440 0000h Rendering bank0 address is fixed. (Bank0 address = 0400 0000h) bank1 0410 0000h , 0440 0000h .	00
14: 0	R	Reserved.	XXXX

3.13.6 Flip command count register

Address: 030<u>0 00a6h</u>

Bit	R/W	Description	Default Value
15: 8	R	Reserved.	XX
7:0	R/W	Flip Count Flipping counter. Read: counter value. Write 0: reset flip counter Write 1: increase flip count	00

3.13.7 TMEM/FMEM Control Register(TFCTRL)

Address: 0300 0100h

Bit	R/W	Description	Default Value
15	R/W	nMRST : TMEM/FMEM Reset	0
		0: Tmem/Fmem Reset, 1: Active	
14:4	R	Reserved.	=
3:2	R/W	CfgTMEMType: SDRAM Type Select	00
		00 : 16Mbit SDRAM, 10 : 64Mbit SDRAM.	
1:0	RW	CfgFMEMType: SDRAM Type Select	00
		00 : 16Mbit SDRAM, 10 : 64Mbit SDRAM.	

3.13.8 FMEM Timing Control Register(FMEMTIM)

Address: 0300 0106h

Bit	R/W	Description	Default Value
11 : 9	R/W	FtRP : FMEM tRP Parameter	101
8:6	RW	FtRCD.: RAS to CAS Delay	011
5:3	RW	FtRC: tRC	110
2:0	RW	FtCL : FMEM CAS Latency	010

3.13.9 TMEM Timing Control Register(TMEMTIM)

Address: 0300 0108h

Bit	R/W	Description	Default Value
11:9	R/W	FtRP: TMEM tRP Parameter	101
8:6	RW	FtRCD.: RAS to CAS Delay	011
5:3	RW	FtRC: tRC	110
2:0	RW	FtCL : TMEM CAS Latency	010

3.14 SE3208 System Co-processor

3.14.1 General Descriptions

Embedded 32bit EISC (Extendable Instruction Set Computer) Co-processor spec CP32 Version 0.21 (VIRGINE G2 Only)

CP32 Version 0.21

Cache Feature

4Kbyte Unified 2 Way Set Associative Cache Write Through / Write Back 16 Byte / Line LRU Replacement Invalidated by Hardware

- Memory Map for Caching

0000_0000h ~ 00FF_FFFFh : Local ROM Area 0200_0000h ~ 02FF_FFFFh : Local DRAM, SRAM Area 0500_0000h ~ 0FFF_FFFFh : Expansion ROM Area

- 4 Word Deep Write Buffer (FIFO)

3.14.2 System Co-processor Register Descriptions

3.14.2.1 Master Command Register

Co-processor #0 - R7

Bit	R/W	Description	Default Value
31:13	R	Reserved	0
12	R	Always 1.	1
11	W	Local ROM,Local RAM Function Unit Control	0
		0 : Disable Cache Unit	
		1 : Enable Cache Unit	
10	W	Expansion ROM Function Unit Control	0
		0: Dis able Cache Unit	
		1 : Enable Cache Unit	
9:8	R	Function Unit (Cache)	01b
7:1	R	Reserved.	0
0	R/W	Co-processor wait option	
		0: normal(1clock) 1: 1 Wait (2clock)	

-	Coprocesso	or Register %R7	bit 11	bit	10	Local Memo	ory (ROM, RAM)	Expansion	ROM	Cache
	Active Mo	de			bit 0	Cache Rea	nd Hit가	Access	1 clock	(normal
	mode)	2 clock (wait mod	e)			, 1 clock access	Performance가	가		clock
	frequency	,	2 clock	acces	SS	Performance	clock fre	quency		

3.14.2.2Status Register

Co-processor #0 - R6

Bit	R/W	Description	Default Value
31	R	Privileged co-processor.	1
30:28	R	Туре	000b
27:25	R	Sub type	000b
23	R	Cache Status 0: Disable 1: Enable	0
22	R	Reserved.	0
21	R	Write Buffer (FiFo) Enable	1
20	R	Invalid Status 0: Not Invalidate Processing 1: Invalidate Processing	0
19:16	R	Reserved.	0
15 : 14	R	Debugger Configuration 2 Channel Debugger, Break only at Instruction Fetch.	01b
13:12	R	Reserved. (No TLB)	0
11	R	Write Buffer Configuration 4 Word Deep Write Buffer	1
10:8	R	Cache Configuration Unified 4Kbyte, 2 Way Set Associative, Write Through/Write Back	011b
7:1	R	Reserved.	0
0	R	Always 1	1

- Coprocessor Register %R6 Cache , bit 20 Invalid Status Cache bit valid bit dirty bit clear .

3.14.2.3 Invalidate Cache without Copy Back Register

Co-processor #0 - R5

Bit	R/W	Description	Default Value
31	R	Cache Type	0
		0 : Unified Cache	
30:1	R	Reserved.	0
0	W	Cache Tag Invalidate Set .	0
		0 : Disable Invalid (No Action)	
		1 : Enable Invalid	
		R15 Master Command Register Cache7 Disable	

⁻ Coprocessor Register %R5 Cache Tag , bit 07 Enable valid bit dirty bit clear .

3.14.2.4Memory Bank Data Register

Co-processor #0 - R3

Bit	R/W	Description	Default Value
31:8	R	Reserved.	0
7	R	Always 1.	1
6	RW	Memory Bank (Local ROM / RAM, Expansion ROM) Cache Configuration . 0: Write Through Cache 1: Write Back Cache	0
5:0	R	Reserved.	0

⁻ Coprocessor Register $\%\,R3$ Cache Configuration Through Mode Write Back Mode .

Local ROM / RAM, Expansion ROM Write

4 GRAPHIC COMMAND PACKET FORMAT

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PD[0]/PH		E6	E5	E4	E3	E2	E 1	E0	7	6	5	4	3	2	1	0
PD[1]											D	X				
PD[2]												Dy				
PD[3]											En	ndx				
PD[4]												Endy	,			
PD[5]								Tx[1	15:0]							
PD[6]													Tx	x[20:1	[6]	
PD[7]								Ty [1	15:0]							
PD[8]													Ту	/[20:1	[6]	
PD[9]							d	Txdx	[15:0	0]						
PD[10]													dTx	dx [20):16]	
PD[11]							d	Tydx	[15:0	0]						
PD[12]													dTy	dx [20):16]	
PD[13]							d	Txdy	[15:0	0]						
PD[14]													dTx	dy [20):16]	
PD[15]							d	Tydy	[15:0	0]						
PD[16]													dTy	dy [20):16]	
PD[17]							SrcA	lphaC	Color	[15:0]						
PD[18]				SrcE	Blend	Func	[5:0]			S	SrcAl	phaC	olor [23:16]	
PD[19]						I	DestA	lpha(Color	[15:0)]					
PD[20]				Destl	Blend	Func	[5:0]			D	estAl	phaC	Color	[23:1	6]	
PD[21]							Sha	deCo	lor [1	5:0]						
PD[22]											Shac	leCol	or [23	3:16]		
PD[23]						Tr	anspa	arenc	yColo	or [15	:0]					
PD[24]										Tra	anspa	rency	yColo	r [23:	16]	
PD[25]								TileC	Offset							
PD[26]								Font	Offse	t						
PD[27]						Pale	etteO	ffset								
PD[28]				9	Pale	etteBa	ankSe	elect	8	8	T	Heigl	ht	T	Widt	h

0 : FlipFlag

- 1 : AlphaEnable
- 2: TransparencyEnable
- 3: TextureEnable
- 4: ShadeEnable
- 5: DrawType
- 6: PaletteUpdateFlag
- 7: ASyncFlipFlag
- 8: PixelFormat
- 9: TextureMode

E0~E6

parameter (validate) .

CPU parameter command control parameter

8 parameter . flag가 1 packet 가 , 0 .

parameter

Group	Parameter	if(En == 1)	if(En == 1)
E0	Dx, Endx Dy, Endy	·	
E1	Tx, Ty	Tx = PD[5~6] Ty = PD[7~8]	Tx = 0 Ty = 0
E2	dTxdx, dTydx dTxdy, dTydy	dTxdx = PD[9~10] dTydx = PD[11~12] dTxdy = PD[13~14] dTydy = PD[15~16]	dTxdx = (1 << 9) $dTydx = 0$ $dTxdy = 0$ $dTydy = (1 << 9)$
E3	SrcAlphaColor, DestAlphaColor	SrcAlphaColor = PD[17~18] SrcAlphaFunc = PD[18] DestAlphaColor = PD[19~20] DestAlphaFunc = PD[20]	
E4	ShadeColor	ShadeColor = PD[21~22]	
E5	TransparencyColor	TransparencyColor = PD[23~24]	
E6	TileOffset FontOffset PaletteOffset PaletteBankSelect PixelFormat TWidth, THeight TextureMode	TileOffset = PD[25] FontOffset = PD[26] PaletteOffset = PD[27] PaletteBankSelect = PD[28] PixelFormat = PD[28] TWidth, Theight = PD[28] TextureMode = PD[28]	Register

FlipFlag

command가 Flipping . 1 parameter가 .

가 flipping .

ASyncFlipFlag

command가 Flipping . 1 parameter가 . command flipping .

AlphaEnable

Alpha blending enable.

Alpha blending register (Group E3) blending .

TransparencyEnable

Transparency color check enable.

1 texture color TransparencyColor texel .

TextureEnable

Texture mapping enable.

0: Texture color = White

1: Texture color = ReadTexture(tx,ty)

ShadeEnable

Shade enable.


0: Shade color = White

1: Shade color = ShadeColor register

DrawType

Sprite enable.

Texture (tx,ty)7\texture , 0 , 1 clipping.



PaletteUpdateFlag

Palette table flag.
VR0_2D 256 24bit RGB color table 가

1 PaletteOffset 가 color table .

E0 = 1 , color table .

[9:0] Dx, Endx

가 .

가 .

가 .

가

```
[8:0] Dy, Endy
             Screen
                         (Dx, Dy)-(Endx, Endy)
    unsigned integer (
                          :Pixel)
[20:0] Tx, Ty
                            Texture
    fixed point [ s.11.9 ]. (
                              :Texel)
[20:0] dTxdx, dTydx, dTxdy, dTydy
    dTxdx: screen x
                             가
                                       texture x
                             가
    dTydx: screen x
                                       texture y
                             가
    dTxdy: screen y
                                       texture x
    dTydy: screen y
                             가
                                       texture y
    fixed point [s.11.9]. (
```

:Texel/Pixel)

[23:0] SrcAlphaColor, DestAlphaColor

Alpha blending color. { R[7:0], G[7:0], B[7:0] }

[5:0] SrcBlendFunc, DestBlendFunc

Blend function select

	Blend function
000001 (0x01)	Zero
000010 (0x02)	Source Alpha
000100 (0x04)	Source Color
001000 (0x08)	Destination Alpha
010000 (0x10)	Destination Color
100001 (0x21)	One
100010 (0x22)	Inverse Source Alpha
100100 (0x24)	Inverse Source Color
101000 (0x28)	Inverse Destination Alpha
110000 (0x30)	Inverse Destination Color

Source Alpha: SrcAlphaColor register value Source Color: Texture color x Shade color

Destination Alpha: DestAlphaColor register value Destination Color : Render target buffer pixel color

result color = Source Color x [SrcBlendFunc] + Destination Color x [DestBlendFunc]

[23:0] ShadeColor { R[7:0], G[7:0], B[7:0] } [23:0] TransparencyColor

{ R[7:0], G[7:0], B[7:0] }

```
[15:0]
        TileOffset
     Tile index-map offset
     TileOffset = offset>>7, offset = address-03800000h
     offset: Texture memory base address( 03800000h)
                                                                                                  , 128
     address: index-map address, Texture memory
                                                           , command queue
[15:0]
        FontOffset
     Pixel data offset
     FontOffset = offset>>7, offset = address-03800000h
     offset: Texture memory base address( 03800000h )
     address: Pixel data address, Texture memory
                                                                                                  , 128
                                                          , command queue
[21:9]
        PaletteOffset
      Palette offset
     PaletteOffset = (offset>>7)&0xfff8, offset = address-03800000h
     offset: Texture memory base address( 03800000h )
     address : Palette data address, Texture memory
                                                               , command queue
      1024
[3:0]
        PaletteBankSelect
     Palette bank select for 4bpp( 16color )
                                                       가
     VR0 2D
                        256
                                24bit RGB color table
                                                                    . 4bpp mode
                                                                                                  Palette
      16
              16color table
      bank select
        PixelFormat
[1:0]
     FontOffset
                  가
                            Pixel data
                                         pixel format
        00: 4bit indexed mode (16color)
        01: 8bit indexed mode (256color)
        1x: 16bit RGB565 mode (65536color)
[2:0]
        TWidth, THeight;
     Texture size
     TWidth = log_2( Texture\_width )-3 , 8
                                            Texture_width
                                                             1024 (pixel
     THeight = log_2( Texture_height )-3, 8
                                             Texture height
                                                              1024 (pixel
TextureMode
     0: Image texture
                if 16bpp, Texel=(unsined short*)address(FontOffset) [ ty * (8<< TWidth) + tx ]
     1: Tile indexed texture
                if 16bpp, Texel=(unsined short*)address(FontOffset)[ (index<<6) + ((ty&7)<<3) + (tx&7) ]
              where:
                Index = (unsined short*)address(FontOffset)[ (ty>>3) * (1<< TWidth) + (tx>>3) ]
                address(A) = 03800000h + (A*128)
```

5. WAVETABLE SYNTHESIZER

5.1 Description

Amazon has Wavetable synthesizer to support 32 poly and each 32 sound channel designates volume, panning, envelope and wave to generate individually.

Wave format Amazon supports is signed 8bit PCM, signed 16bit PCM and 8bit u-law and each wave data is to exist on frame buffer or texture buffer respectively.

Each channel has channel parameter register composed of 15half-words. Channel parameter register designates address of frame memory or texture memory which saves sample and saves volume, envelope control parameter and increased value to generate wave at desired frequency.

It has sound control register to control whole Wavetable synthesizer. This sound control register has function to start or stop operation of each channel according to channel parameter register value and function to control existing operation status and interrupt control.

5.2 Channel Parameter Register (WP0~31)

Address: 0x0480_0000 ~ 0x0480_03FF

	b	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x00		CurSAddr[15:0]														
0x02								CurSA	ldr[31:1	6]						
0x04								EnvV	ol[15:0]							
0x06	R	1	1	LD		Env	Stage					EnvV	ol[23:16]		
0x08								dSAd	dr[15:0]							
0x0A	R				Modes	3						Res	erved			
0x0C								LoopBe	gin[15:	0]						
0x0E	R								Res	erved	LoopBegin[21:16]					
0x10								LoopE	nd[15:0)]						
0x12	R								Res	erved			LoopE	nd[21:16	6]	
0x14								EnvRa	te0[15:0	0]						
0x16								EnvRa	te1[15:0	0]						
0x18								EnvRa	te2[15:0	0]						
0x1A								EnvRa	te3[15:0	0]						
0x1C	EnvRate1 16]			EnvTarget1 EnvRate 0[16] EnvTarget0												
0x1E	EnvRate3 16]			E	invTarg	et3			EnvRate 2[16]			E	nvTarg	et2		

5.2.1 Sample Address Control

CurSAddr (Current Sample Address)

Fixed Point: 22.10 Default Value: unknown

This value saves address of texture/frame memory which saves wave sample to generate. By reading the value, you can monitor the processed status of existing channel.

dSAddr (Delta Sample Address)

Fixed Point: 6.10 Default Value: unknown

It designates increased value of CurSAddr. Whenever one sample data is generated, this value is added to CurSAddr. By changing the value, each wave frequency will be changed.

5.2.2 Loop Control

LoopBegin, LoopEnd

Fixed Point: 22 Default Value: unknown

The beginning and end of sample loop are set to LoopBegin and LoopEnd. Although you do not want looping, LoopEnd should be set. By setting modes, user can run looping and pingpong. Like CurSAddr, user must set word-type offset from memory into LoopBegin and LoopEnd.

LD (Loop Direction)

Bits : 1 Default Value : 1

LD (Loop Direction) can set beginning direction of play when setting wave loop.

0 : Inverse Direction : Decreases CurSAddr value and brings the value.1 : Normal Direction : Increases CurSAddr value and brings the value

5.2.3 Envelope Control

• EnvVolume (Envelope Volume)

Fixed Point : S.7.6 Default Value : unknown

Designates the value of existing envelope volume and reads the value of existing envelope volume to be processed.

• EnvStage (Envelope Stage)

Bits :4 Default Value : 4' b0001

Saves status of current envelope. Wavetable synthesizer of VirgineG2 can have total 4 envelope stages and have the following values.

Bit 0 : Attack Stage Bit 1 : Decay Stage Bit 2 : Sustain Stage Bit 3 : Release Stage

EnvTarget0~3 (Envelope Target)

Unsigned : 0~127 Default Value : unknown

Designates target volume value per envelope stage. Envelope stage moves to next stage when interpolated envelope volume value accords with EnvTarget.

● EnvRate0~3 (Envelope Rate)

Fixed Point : S.16 Default Value : unknown

Assign increased value of EnvVol by EnvStage.

5.2.4 Mode Control

Modes (Modes)

Bits: 6 Default Value: unknown

Designates increased value to interpolate envelope volume value.

Designates loop, envelope and wave format of each channel.

Bit 0 : **Looping** : Plays from LoopBegin to LoopEnd repetitiously when wave output.

Bit 1: Sustain : Runs sustain block LoopBegin LoopEnd until note-off happens on envelope mode.

Bit 2 : **Envelope** : Decides whether to run envelope control or not.

Bit 3: Pingpong: Decides to run normal direction and inverse direction repetitiously on loop mode.

Bit 4 : **u-Law** : Decides wave data to be 8 bit u-law. Bit 5 : **8-bit** : Decides wave data to be 8 bit/16bit PCM.

1:8bit PCM, 0:16bit PCM

This value is meaningless if wave data is 8bit u-law. Bit 6 : **Texture** : Notifies that wave data is locates at texture memory.

5.2.5 Channel Volume Control

LChnVolume (Left Channel Volume)

Unsigned: 0~127 Default Value: unknown

Assign size of left volume.

• RChnVolume (Right Channel Volume)

Unsigned: 0~127 Default Value: unknown

Assign size of right volume.

6. BOUNDARY SCAN FOR AMAZON

• AMAZON 가 boundary scan board test 가 Flash memory download core JTAG .

Frame/Texture memory Interface Pin Boundary Scan Register

• AMAZON JTAG IEEE1149.1 . Test Pin 가

POC JTAG test mode JTAG port . TEST,

TA[5], TA[4], TA[3] jtag test mode

Table 6-1 POC Configuration for JTAG mode

Pin name	Pin number	Value
TEST	8	1
TA[5]	206	1
TA[4]	208	1
TA[3]	207	Χ

 JTAG mode PCS3X, PCS4X, SBCK, SDAT input SLRCK tristate output

Table 6-2 Pin replacement for JTAG mode

Test Pin	Pin Mapping(pin number)
TRST	PCS3X (100)
TCK	PCS4X (101)
TMS	SBCK (102)
TDI	SDAT (103)
TDO	SLRCK (104)

6.1 TAP Controller

6.1.1 TAP controller interface




Figure 6.1-1 IN/OUT of TAP Controller

First_Bcell TDI boundary scan cell serial input
Boundary Out TDO . Shift_DR, Clock_DR, Update_DR, MODE1 boundary scan
cell

6.1.2 State machine

16 state 가 state machine RESET, RUN-TEST, SCAN-DR, SCAN-IR 4가 SCAN-DR, SCAN-IR CAPTURE, SHIFT, UPDATE

state machine Test Pin TMS state 가 state

TCK rising edge .

Instruction Register state diagram SCAN-IR

SHIFT-IR state TCK shift shift normal

UPDATE-IR state . CAPTURE-IR RUN-TEST/IDLE

Boundary Scan Cell CAPTURE state

Data Register(Bypass register or Boundary Scan Register)

Instruction Register




Figure 6.1-2 State diagram of TAP Controller

6.2 Boundary Scan Cell

TAP controller boundary scan cell control input cell TAP state machine state .

Cell Control Observe가 가 Scan Cell 가




Figure 6.2-1 Boundary Scan cell for observe/control

6.3 Instruction Register

Instruction Register Data Register 가 . Instruction Register TAP state machine SCAN-IR .

Instruction IEEE 1149.1

AMAZON Instruction Data Register

Table 6-3 JTAG Instruction

Instruction	Binary	Hexadecimal	Selected Data Register
EXTEST	B0000	0x0	Boundary Scan Chain Register
BYPASS	B1111	0xF	Bypass Register
SAMPLE/PRELOAD	B1011	0xB	Boundary Scan Chain Register
CLAMP	B0011	0x3	Bypass Register

6.4 Data Register

6.4.1 Bypass Register

Instruction BYPASS 기 가 Skip one-bit shift register . boundary scan flash memory download bypass register 가

6.4.2 Boundary Scan Register

Boundary scan chain amazon.bsd input/output pin
Bidirectional pin Input/Output/ Control Boundary Scan Cell(BSC) 가 가 .

Boundary Scan chain Bidirectional pin control


Flash Memory download control 0

Amazon boundary scan register pin

Table 6-4 Amazon Boundary-scan Register Pin Map(Sheet 1 of 2)

Bit	Table 6-4 Amazon Boundary-scan Register Pin Map(Sheet 1 of 2) Pin Name and Number Bit Pin Name and Number							
DIL	riii Naine	and Number	1	DIL	riii Naiii	1		
1	TX0/PCS1X	Output(1)	105	26	A17/PIO16	Input(34) Output(35)	32	
1	170/10317	Output(1)	103	20	A17/11010	Control(36)	32	
		Input(2)				Input(37)		
2	RX0/PCS2X	Output(3)	106	27	A18/PIO17	Output(38)	33	
	RAO/I CSZA	Control(4)	100	21	A10/11017	Control(39)	33	
		Control(4)				Input(40)		
3	TX1/SIOTXD	Output(5)	107	28	A19/PIO18	Output(41)	34	
3	TAIIBIOTAD	Output(3)	107	20	7117/11010	Control(42)	34	
						Input(43)		
4	RX1/SIORXD	Input(6)	108	29	A20/PIO19	Output(44)	35	
•	Turn storum	input(o)	100		1120,11019	Control(45)		
		Input(7)				Input(46)		
5	TX1EN/PCS6X	Output(8)	109	30	A21/PIO20	Output(47)	36	
3	THIEIWI COOM	Control(9)	10)	30	7121/11020	Control(48)	30	
		Input(10)				Input(49)		
6	UCLK/PCS7X	Output(11)	110	31	A22/PIO21	Output(50)	37	
	0 02121 05711	Control(12)	110	31	1122/11021	Control(51)	٥,	
		Input(13)				Input(52)		
7	PWM/PIO26	Output(14)	111	32	A23/PIO22	Output(53)	38	
′		Control(15)		02		Control(54)		
		Control(15)				Input(55)		
8	BE0X(A0)	Output(16)	9	33	A24/PIO23	Output(56)	39	
						Control(57)	1 [
						Input(58)		
9	BE1X	Output(17)	10	34	A25	Output(59)	42	
		1 , ,				Control(60)		
10	BE2X(A1)	Output(18)	11	35	LSDRCLK	Output(61)	43	
			10			Input(62)		
11	BE3X/PCS0X	Output(19)	12	36	A26	Output(63)	44	
						Input(64)		
12	RA1(A3)	Output(20)	16	37	A27/PIO27	Output(65)	45	
						Control(66)		
13	RA2(A4)	Output(21)	17	38	A28/SBE0X	Output(67)	46	
14	RA3(A5)	Output(22)	18	39	A29/SBE1X	Output(68)	47	
15	RA4(A6)	Output(23)	19	40	A30/SBE2X	Output(69)	48	
16	RA5(A7)	Output(24)	20	41	A31/SBE3X	Output(70)	49	
						Input(71)		
17	RA6(A8)	Output(25)	21	42	SRASX	Output(72)	50	
						Control(73)		
18	RA7(A9)	Output(26)	22	43	SCASX	Output(74)	51	
19	RA8(A10)	Output(27)	23	44	MCS0X	Output(75)	52	
20	RA9(A11)	Output(28)	24	45	EXCSX	Output(76)	53	
	DA10/A10	0 ((22)	2-		CMALA	Input(77)	<i>~</i> .	
21	RA10(A12)	Output(29)	25	46	SWEX	Output(78)	54	
						Control(79)		
	DA11/A12	0 ((20)	20		ID OON /DOCCEN	Input(80)		
22	RA11(A13)	Output(30)	28	47	IRQ0X/PCS5X	Output(81)	55	
						Control(82)		
	DA12(A14)	Onto ((21)	20	40	IDO1V/PIO24	Input(83)	5.0	
23	RA12(A14)	Output(31)	29	48	IRQ1X/PIO24	Output(84)	56	
						Control(85)		
	DAO(A15)	Out(22)	20	49	IDOM/DIOM	Input(86)		
24	BA0(A15) Outp	Output(32)	30		IRQ2X/PIO25	Output(87)	57	
25	DA1(A16)	0(22)	21	50	DOMCGV	Control(88)	50	
25	BA1(A16)	Output(33)	31	50	ROMCSX	Output(89)	58	

	Table 6-5 Amazon Boundary-scan Register Pin Map(Sheet 2 of 2)								
Bit	Pin Name	and Number		Bit	Pin	Name and Number			
51	RDX	Output(90)	59	69	D15	Input(124) Output(125) 8			
						Input(126)			
	WDV	Ott(01)	60	7.0	D16	Output(127)			
52	WRX	Output(91)	60	70	D16	Control(128			
)			
						Input(129)			
53	IRDYX	Input(92)	61	71	D17	Output(130) 83			
						Control(131			
		Input(93)				Input(132)			
54	D0	Output(94)	62	72	D18	Output(133) 84			
34	Do	Control(95)	02	12	Dio	Control(134			
)			
		Input(96)				Input(135)			
55	D1	Output(97)	63	73	D19	Output(136) 8: Control(137			
		Guipui(57))			
		Input(98)				Input(138)			
56	D2		64	74	D20	Output(139) 8			
		Output(99)	0.	, -	220	Control(140			
		In(100)) In mot(1.41)			
		Input(100)				Input(141) Output(142)			
57	D3	Output(101)	67	75	D21	Control(143) 8'			
		1)			
		Input(102)				Input(144)			
58	D4		68	76	D22	Output(145) 88			
		Output(103)				Control(146			
		Input(104)) Input(147)			
	D.5	Input(104)			Daa	Output(148)			
59	D5	Output(105)	69	77	D23	Control(149			
)			
		Input(106)				Input(150)			
60	D6	Output(107)	70	78	D24	Output(151) 90 Control(152			
		Output(107))			
		Input(108)				Input(153)			
61	D7		71	79	D25	Output(154)			
"		Output(109)	, 1	,,	220	Control(155			
-		Input(110)) Input(156)			
		Input(110)				Output(157)			
62	D8	Output(111)	72	80	D26	Control(158			
)			
		Input(112)				Input(159)			
63	D9	Output(113)	73	81	D27	Output(160) 9:			
		Output(113)				Control(161			
		Input(114)				Input(162)			
64	D10	, , ,	74	82	D28	Output(163)			
04	510	Output(115)	/4	0.2	D20	Control(164			
<u> </u>		T (/112))			
		Input(116)				Input(165) Output(166)			
65	D11	Output(117)	75	83	D29	Control(167			
)			
		Input(118)				Input(168)			
	D12		76	84	D30	Output(169) 96			
		Output(119)				Control(170			
		<u> </u>	<u> </u>)			



6.5 JTAG


A. POR JTAG Test mode B. Instruction TCK, TMS, TDI 가 JTAG instruction shift-IR state itag 가 instruction 가 **EXTEST** SHIFT-IR state TDI timing diagram 4'b0000 TCK 4 cycle 가 mTMS Controller state TDI Data input to IR IR shift-register IDCODE Parallel output of IR Data input to TDR TDR shift-register Parallel output of TDR TDO Output Output from instruction register inactive = Don't care or undefined

Instruction

C.

Data Register

가



Instruction Register가 4'b0000 **EXTEST** Data Register Boundary Scan Chain Register TAP controller Boundary Scan Cell 가 Scan-DR SHIFT-DR state . Boundary scan cell Boundary-scan Register Pin Map boundary scan register TDI 가 Instruction Bypass Bypass Register, Instruction IDCODE IDCODE Register가 Data Register

7. ELECTRICAL CHARACTERISTICS

7.1 Absolute Maximum Rating

Parameter	Symbol	Rating		Units
Supply Voltage	V_{DD}/V_{DDA}	- 0.3 to 3.8		V
DC input Voltage	V_{IN}	3.3 V I/O	$-0.3 \text{ to V}_{DD} + 0.3$	V
		5 V-tolerant	- 0.3 to 5.5	
DC input current	I _{IN}	± 10		mA
Operating temperature	T _{OPR}	0 to 70		°C
Storage temperature	T _{STG}	- 40 to 125		°C

Table 7-1. Absolute Maximum Rating

7.2 DC Characteristics

Parameter	Symbol	Rating	Units
Supply Voltage	$V_{\rm DD}/V_{\rm DDA}$	3.0 to 3.6	V
Oscillator frequency	fosc	10 to 40	MHz
External Loop Filter Capacitance	L_{F}	820	pF
Commercial temperature	T_{A}	0 to 70	°C

Table 7-2. DC Characteristics

NOTES

✓ It is strongly recommended that all the supply pins (VDD/VDDA) be powered from the same source to avoid power latch-up.

7.3 DC ELECTRICAL CHARACTERISTICS

VDD=3.3V+/-0.3V, VEXT = 5+/-0.25V, TA=0 to 70 Centigrade (In case of 5V-tolerant I/O)

Parameter		Symbol	Conditions	Min	Тур	Max	Unit
High level input voltage	LVCMOS interface	V _{IH} ⁽¹⁾	-	2.0	_	_	V
Low level input voltage	LVCMOS interface	V _{IL} (1)	-	_	_	0.8	V
Switching threshold		VT	LVCMOS	_	1.4	_	V
Schmitt trigger positive-going threshold		VT+	LVCMOS	_	_	2.0	-
Schmitt trigger negative-goi	ng threshold	VT-	LVCMOS	0.8	_	_	_
High level input current	Input buffer	I _{IH}	$V_{IN} = V_{DD}$	- 10	_	10	μΑ
	Input buffer with pull-up			10	30	60	
Low level input current	Input buffer	I_{LH}	$V_{IN} = V_{SS}$	- 10	_	10	μΑ
	Input buffer with pull-up			- 60	- 30	- 10	
High level output voltage	Type B1 to B16 ⁽²⁾	V_{OH}	$I_{OH} = -1uA$	V _{DD} – 0.05	_	_	V
	Type B1		$I_{OH} = -1 \text{ mA}$	2.4			
	Type B2		$I_{OH} = -2 \text{ mA}$				İ
	Type B4		$I_{OH} = -4 \text{ mA}$				
	Type B6		$I_{OH} = -6 \text{mA}$				
Low level output voltage	Type B1 to B16 ⁽²⁾	V _{OL}	$I_{OL} = -1uA$			0.05	V
	Type B1		$I_{OL} = -1 \text{ mA}$			0.4	
	Type B2		$I_{OL} = -2 \text{ mA}$				
	Type B4		$I_{OL} = -4 \text{ mA}$				
	Type B6		$I_{OL} = -6 \mathrm{mA}$				
Tri-state output leakage current		I _{OZ}	$V_{OUT} = V_{SS}$ or V_{DD}	- 10		10	μΑ
Maximum operating current		I _{DD}	$V_{DD} = 3.3 V_{,}$ $f_{MCLK} = 40MHz$				mA

Table 7-3. DC Electrical Characteristics

NOTES:

- 1. All 5V-tolerant input have less than 0.2V hysterisis.
- 2. Type B1 means 1mA output driver cells, and Type B6/B24 means 6mA/24mA output driver cells .

7.4 A.C Electrical Characteristics

(Ta = 0 to +70 Centigrade, Vdd = 3.0V to 3.6V, LSDRCLK = 40MHz)

Signal Name	Description	Min	Тур	Max	Unit
f _{EXTCLK}	EXTCLK input frequency when not using PLL	0		80	MHz
f _{PLLIN}	EXTCLK input frequency for PLL		14.318		
t _{ADDR}	Address delay time			6.1	ns
t _{NCS}	ROM/SRAM or external I/O bank chip select delay time			4.3	
^t NOE	ROM/SRAM or external I/O bank output enable delay			2.5	
t _{NWE}	ROM/SRAM or external I/O bank write enable delay			2.6	
^t RDh	Read data hold time	3.0			
t _{WD}	Write data delay time (SRAM or external I/O)			6.8	
t _{WS}	WAITX sampling setup time	0			
t _{WH}	WAITX sampling hold time	3.0]
T _{NRASD}	DRAM row address strobe active delay			2.8]
^t NCASD	DRAM column address strobe active delay			3.0	
^t NDWE	DRAM bank write enable delay time			2.0]
t _{WDD}	DRAM write data delay time (DRAM)			4.1	<u> </u>

Table 7-4. Local BUS Timing Characteristics




Figure 7.4-1 External I/O, ROM Read Timing with Wait (irdyx) (t_{ACC} = programmable, t_{ACS} = 1)




Figure 7.4-2 External I/O, ROM Write Timing with Wait (irdyx) : $(t_{ACC} = programmable, t_{ACS} = 1)$




Figure 7.4-1 SRAM Read Access Timing (t_{ACC} = programmable)




Figure 7.4-2 SRAM Page Read Access Timing (t_{ACC} = programmable)




Figure 7.4-3 SRAM Write Access Timing (t_{ACC} = programmable)




Figure 7.4-4 EDO/FP DRAM Bank Read Timing (Page Mode): $(t_{RAS}, t_{RP}, t_{CAS}, t_{CP} = programmable)$




Figure 7.4-5 EDO/FP DRAM Bank Write Timing (Page Mode): $(t_{RAS}, t_{RP}, t_{CAS}, t_{CP} = programmable)$




Figure 7.4-6 SDRAM Power-up Sequence




Figure 7.4-7 Non-burst, Read-Write-Read Cycles @CAS Latency = 2, Burst Length = 1 $(t_{RP}, t_{RCD} = programmable)$




Figure 7.4-8 EDO/FP DRAM Refresh Timing (CBR (Cas Before Ras) Refresh)




Figure 7.4-9 Auto Refresh Cycle of SDRAM (t_{RP} , t_{RCD} = programmable)